JPWO2007023528A1 - 信号形成回路、信号形成方法及び電子機器 - Google Patents

信号形成回路、信号形成方法及び電子機器 Download PDF

Info

Publication number
JPWO2007023528A1
JPWO2007023528A1 JP2007531972A JP2007531972A JPWO2007023528A1 JP WO2007023528 A1 JPWO2007023528 A1 JP WO2007023528A1 JP 2007531972 A JP2007531972 A JP 2007531972A JP 2007531972 A JP2007531972 A JP 2007531972A JP WO2007023528 A1 JPWO2007023528 A1 JP WO2007023528A1
Authority
JP
Japan
Prior art keywords
signal
output
modulation
forming circuit
modulation signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2007531972A
Other languages
English (en)
Japanese (ja)
Inventor
太 藤原
太 藤原
Original Assignee
シアーウォーター株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by シアーウォーター株式会社 filed Critical シアーウォーター株式会社
Publication of JPWO2007023528A1 publication Critical patent/JPWO2007023528A1/ja
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04Generating or distributing clock signals or signals derived directly therefrom

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
JP2007531972A 2005-08-23 2005-08-23 信号形成回路、信号形成方法及び電子機器 Pending JPWO2007023528A1 (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2005/015272 WO2007023528A1 (fr) 2005-08-23 2005-08-23 Circuit de formation de signal, methode de formation de signal et dispositif electronique

Publications (1)

Publication Number Publication Date
JPWO2007023528A1 true JPWO2007023528A1 (ja) 2009-02-26

Family

ID=37771286

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007531972A Pending JPWO2007023528A1 (ja) 2005-08-23 2005-08-23 信号形成回路、信号形成方法及び電子機器

Country Status (2)

Country Link
JP (1) JPWO2007023528A1 (fr)
WO (1) WO2007023528A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2014183580A (ja) * 2013-03-15 2014-09-29 Intel Corp クロック信号にスペクトラム拡散を提供する装置及びシステム

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10133767A (ja) * 1996-10-31 1998-05-22 Tohoku Ricoh Co Ltd ディジタル電子機器とその故障診断及びクロストーク判別方法並びにディジタル電子機器システム
JP2001217694A (ja) * 2000-02-04 2001-08-10 Nec Corp 遅延調整回路及びこれを用いたクロック生成回路
JP2002305446A (ja) * 2001-04-06 2002-10-18 Seiko Epson Corp ノイズ低減機能付き発振器、書き込み装置及び書き込み装置の制御方法
JP2002341959A (ja) * 2001-05-15 2002-11-29 Rohm Co Ltd クロック信号発生方法及び装置
JP2003152536A (ja) * 2001-11-14 2003-05-23 Seiko Epson Corp 周波数拡散されたクロックを発生するクロックジェネレータ
JP2004208037A (ja) * 2002-12-25 2004-07-22 Fujitsu Ltd スペクトラム拡散クロック発生回路

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10133767A (ja) * 1996-10-31 1998-05-22 Tohoku Ricoh Co Ltd ディジタル電子機器とその故障診断及びクロストーク判別方法並びにディジタル電子機器システム
JP2001217694A (ja) * 2000-02-04 2001-08-10 Nec Corp 遅延調整回路及びこれを用いたクロック生成回路
JP2002305446A (ja) * 2001-04-06 2002-10-18 Seiko Epson Corp ノイズ低減機能付き発振器、書き込み装置及び書き込み装置の制御方法
JP2002341959A (ja) * 2001-05-15 2002-11-29 Rohm Co Ltd クロック信号発生方法及び装置
JP2003152536A (ja) * 2001-11-14 2003-05-23 Seiko Epson Corp 周波数拡散されたクロックを発生するクロックジェネレータ
JP2004208037A (ja) * 2002-12-25 2004-07-22 Fujitsu Ltd スペクトラム拡散クロック発生回路

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2014183580A (ja) * 2013-03-15 2014-09-29 Intel Corp クロック信号にスペクトラム拡散を提供する装置及びシステム

Also Published As

Publication number Publication date
WO2007023528A1 (fr) 2007-03-01

Similar Documents

Publication Publication Date Title
US8155164B2 (en) Spread frequency spectrum waveform generating circuit
TW200814537A (en) Method and system for generating a clock signal with reduced electromagnetic interference
US9280928B2 (en) Apparatus and method for driving LED display
JP2011176413A (ja) クロック生成回路と半導体装置及びクロック生成方法
US6727773B2 (en) Method of generating a clock, a clock generation device, and electronic apparatuses having a clock generation device
KR100815584B1 (ko) 잡음 신호 발생 장치 및 방법
JP5190028B2 (ja) スペクトラム拡散クロック生成器
JP2007295363A (ja) Pll回路、pll回路の干渉防止方法及びこのpll回路を搭載した光ディスク装置
JP4543042B2 (ja) 信号形成回路、信号形成方法及び電子機器
JPWO2007023528A1 (ja) 信号形成回路、信号形成方法及び電子機器
KR102535645B1 (ko) 밀리미터파 통신 시스템을 위한 저잡음 국부 발진 장치
US7642870B2 (en) Device and method for generating an adjustable chaotic signal
KR101437404B1 (ko) 주파수 합성 장치 및 방법
JP2005070960A (ja) 半導体集積回路
JPH03265014A (ja) コンピュータシステム
US6897687B2 (en) Method and apparatus for reconfigurable frequency generation
JP2002246900A (ja) クロック信号回路及び該クロック信号回路を搭載した電子装置搭載機器
JP2001282378A (ja) クロック周波数の高調波スペクトラム拡散回路
US20060104323A1 (en) Systems and methods for reducing harmonics produced by oscillators
JP2002314517A (ja) クロック信号伝送方法とクロック信号送信及び受信装置、画像表示応用機器及び情報携帯端末機器
TW201731263A (zh) 連續變頻訊號產生器
JP6204218B2 (ja) 信号生成回路
KR100345308B1 (ko) 주파수 변환기를 사용하여 두 개 영역의 주파수를발생시키는 주파수발생기
JP3638124B2 (ja) クロック信号回路及び該クロック信号回路を搭載した電子装置搭載機器
JP4269837B2 (ja) 電子装置

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100316

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20100720