JPS6491229A - Adder - Google Patents
AdderInfo
- Publication number
- JPS6491229A JPS6491229A JP24870287A JP24870287A JPS6491229A JP S6491229 A JPS6491229 A JP S6491229A JP 24870287 A JP24870287 A JP 24870287A JP 24870287 A JP24870287 A JP 24870287A JP S6491229 A JPS6491229 A JP S6491229A
- Authority
- JP
- Japan
- Prior art keywords
- adder
- bit
- code bit
- augend
- addend
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE:To correct a code bit without increasing a circuit scale by adding an inverting circuit to the N-th bit full adder at the N-th bit arithmetic. CONSTITUTION:A full adder 1 outputs the sum and the carry with an augend Ai, an addend Bi and carry Ci-1 received from a low-order digit defined as inputs. A code bit full adder 3 is obtained by adding an inverting circuit to the Ci-1 input of the adder 1. An adder consist of these adders 1 and the adder 3. In such a constitution, the code bit Cn outputted from the adder 3 is coincident with the An or Bn when the augend A and the addend B have the same codes (Ab=Bn). While the Cn is coincident with the Sn outputted from the adder 3 when the A and B are not equal (Annot equal to Bn). Thus said adder of a small circuit scale can correct the Cn.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP24870287A JPS6491229A (en) | 1987-10-01 | 1987-10-01 | Adder |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP24870287A JPS6491229A (en) | 1987-10-01 | 1987-10-01 | Adder |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6491229A true JPS6491229A (en) | 1989-04-10 |
Family
ID=17182061
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP24870287A Pending JPS6491229A (en) | 1987-10-01 | 1987-10-01 | Adder |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6491229A (en) |
-
1987
- 1987-10-01 JP JP24870287A patent/JPS6491229A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| GB2317466B (en) | Data processing condition code flags | |
| GB926260A (en) | Improved floating point arithmetic circuit | |
| JPS54159831A (en) | Adder and subtractor for numbers different in data length using counter circuit | |
| GB963429A (en) | Electronic binary parallel adder | |
| KR910001535A (en) | Multiplication Method and Circuit of Real-Time 2'S Complement Code Numeric Code in Digital Signal Processing System | |
| MY118456A (en) | Data processing condition code flags | |
| JPS6491229A (en) | Adder | |
| US6546411B1 (en) | High-speed radix 100 parallel adder | |
| JPS5447539A (en) | Digital binary multiplier circuit | |
| JPS56147237A (en) | Operation processing device | |
| GB1422322A (en) | Binary processor | |
| SU1273918A1 (en) | Adding-subtracting device | |
| SU583431A1 (en) | Device for computing | |
| EP0243212A3 (en) | Method and apparatus for processing binary-coded/packed decimal data | |
| GB948314A (en) | Improvements in or relating to adding mechanism | |
| GB1525893A (en) | Adder for summing bcd operands with precorrected result | |
| JPS6478322A (en) | Multi-input adder | |
| SU1262478A1 (en) | Device for subtracting decimal numbers | |
| JPS6412332A (en) | Decimal arithmetic unit | |
| JPS57121736A (en) | Multiinput adder | |
| JPS55116143A (en) | Data processor | |
| JPS54162936A (en) | Data processor | |
| JPS57111667A (en) | Data processing circuit | |
| JPS55946A (en) | Adder with parity generating circuit part for binary-decimal addition result | |
| JPS56159734A (en) | Arithmetic system |