JPS6412332A - Decimal arithmetic unit - Google Patents
Decimal arithmetic unitInfo
- Publication number
- JPS6412332A JPS6412332A JP62167698A JP16769887A JPS6412332A JP S6412332 A JPS6412332 A JP S6412332A JP 62167698 A JP62167698 A JP 62167698A JP 16769887 A JP16769887 A JP 16769887A JP S6412332 A JPS6412332 A JP S6412332A
- Authority
- JP
- Japan
- Prior art keywords
- data
- decimal
- added
- stored
- register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE:To eliminate an arithmetic operation for an invalid digit and to improve computing processing speed, by performing a prescribed decimal arithmetic operation only by the number of effective digits for decimal data to be computed and computing decimal data based on effective digit number data. CONSTITUTION:In a memory 10, the effective digit number data of the decimal data is stored with the decimal data. The least significant addresses and the number of digits of those data are designated and read out, and are stored in a register 11 to be added. The same data as the above data for the decimal data to be added in the memory 10 is read out, and is stored in an adding data register 12. A binary addition part 13 adds the data to be added and correction data, and stores it in an intermediate result data register 15. Next, the above data is added on the adding data, and it is stored in an intermediate result data register 16. At this time, the binary addition part 13 executes the binary addition of the number of effective digits.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62167698A JPS6412332A (en) | 1987-07-07 | 1987-07-07 | Decimal arithmetic unit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62167698A JPS6412332A (en) | 1987-07-07 | 1987-07-07 | Decimal arithmetic unit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6412332A true JPS6412332A (en) | 1989-01-17 |
Family
ID=15854562
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62167698A Pending JPS6412332A (en) | 1987-07-07 | 1987-07-07 | Decimal arithmetic unit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6412332A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2011248890A (en) * | 2010-05-28 | 2011-12-08 | International Business Maschines Corporation | Detection of decimal floating point quantum exception |
-
1987
- 1987-07-07 JP JP62167698A patent/JPS6412332A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2011248890A (en) * | 2010-05-28 | 2011-12-08 | International Business Maschines Corporation | Detection of decimal floating point quantum exception |
US8219605B2 (en) | 2010-05-28 | 2012-07-10 | International Business Machines Corporation | Decimal floating-pointing quantum exception detection |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES8601545A1 (en) | A nibble and word addressable memory to accessing consecutive data units for supporting decimal arithmetic operations. | |
GB1103383A (en) | Improvements in or relating to apparatus for performing arithmetic operations in digital computers | |
ES8304680A1 (en) | Data processor performing a decimal multiply operation using a read only memory | |
KR890015121A (en) | Division calculator | |
CA2119283A1 (en) | Multiplier Circuit and Division Circuit | |
GB1476954A (en) | Scientific calculator | |
JPS6412332A (en) | Decimal arithmetic unit | |
JPS6488861A (en) | Data processor | |
JPS54158830A (en) | High-speed arithmetic processing system | |
JPS55154606A (en) | Input fetch system for sequence controller | |
JPS57113144A (en) | Stored program computer | |
JPS56105505A (en) | High-speed sequence control device with numerical operation function | |
JPS56159734A (en) | Arithmetic system | |
JPS54155733A (en) | Page-address update processing system | |
JPS57196350A (en) | Data processor | |
JPS5493342A (en) | Vector register | |
GB1501226A (en) | Arithmetic units | |
JPS5578340A (en) | Division system | |
JPS6491229A (en) | Adder | |
JPS54162936A (en) | Data processor | |
JPS52142445A (en) | Computing method | |
EP0243212A3 (en) | Method and apparatus for processing binary-coded/packed decimal data | |
JPS5452945A (en) | Floating decimal point arithmetic control unit | |
EP0249132A3 (en) | Arrangement for the bit-parallel addition of binary numbers with carry save overflow correction | |
Giurma et al. | Contributions to the generation of chronologically successive series of hydrological values |