JPS648592A - Semiconductor integrated circuit device - Google Patents

Semiconductor integrated circuit device

Info

Publication number
JPS648592A
JPS648592A JP16434087A JP16434087A JPS648592A JP S648592 A JPS648592 A JP S648592A JP 16434087 A JP16434087 A JP 16434087A JP 16434087 A JP16434087 A JP 16434087A JP S648592 A JPS648592 A JP S648592A
Authority
JP
Japan
Prior art keywords
decoder
power consumption
order address
selecting
address signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP16434087A
Other languages
Japanese (ja)
Other versions
JP2589493B2 (en
Inventor
Taketora Shiraishi
Eiichi Teraoka
Yukihiko Shimazu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP16434087A priority Critical patent/JP2589493B2/en
Publication of JPS648592A publication Critical patent/JPS648592A/en
Application granted granted Critical
Publication of JP2589493B2 publication Critical patent/JP2589493B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Static Random-Access Memory (AREA)
  • Read Only Memory (AREA)
  • Dram (AREA)

Abstract

PURPOSE:To reduce the power consumption of a 2nd decoder by inputting a high-order address of an address signal accessing a memory to the 2nd decoder selecting a bit line and inputting a low-order address to a 1st decoder selecting a word line. CONSTITUTION:The low-order address signal of the address signal is used for the input of the 1st decoder 2 selecting the word line of a built-in memory cell and the high-order address signal is used for the input of the 2nd decoder 3 selecting the bit line. The high-order address less in change frequency is inputted to the 2nd decoder 3 to reduce the number of times of switching thereby reducing the power consumption. On the other hand, the high-order address much in change frequency is inputted to a 1st decoder 2 but the power consumption is nearly constant. Thus, the power consumption of the 2nd decoder 3 is reduced without particularly increasing the power consumption of the 1st decoder 2.
JP16434087A 1987-06-30 1987-06-30 Semiconductor integrated circuit device Expired - Fee Related JP2589493B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16434087A JP2589493B2 (en) 1987-06-30 1987-06-30 Semiconductor integrated circuit device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16434087A JP2589493B2 (en) 1987-06-30 1987-06-30 Semiconductor integrated circuit device

Publications (2)

Publication Number Publication Date
JPS648592A true JPS648592A (en) 1989-01-12
JP2589493B2 JP2589493B2 (en) 1997-03-12

Family

ID=15791311

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16434087A Expired - Fee Related JP2589493B2 (en) 1987-06-30 1987-06-30 Semiconductor integrated circuit device

Country Status (1)

Country Link
JP (1) JP2589493B2 (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50107828A (en) * 1974-01-30 1975-08-25
JPS59180892A (en) * 1983-03-31 1984-10-15 Toshiba Corp Semiconductor memory
JPS61237292A (en) * 1985-04-15 1986-10-22 Hitachi Micro Comput Eng Ltd Semiconductor storage device

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50107828A (en) * 1974-01-30 1975-08-25
JPS59180892A (en) * 1983-03-31 1984-10-15 Toshiba Corp Semiconductor memory
JPS61237292A (en) * 1985-04-15 1986-10-22 Hitachi Micro Comput Eng Ltd Semiconductor storage device

Also Published As

Publication number Publication date
JP2589493B2 (en) 1997-03-12

Similar Documents

Publication Publication Date Title
JPS563499A (en) Semiconductor memory device
JPS5661082A (en) Two level memory integrated circuit
EP0366359A3 (en) Reducing power consumption in on-chip memory devices
JPS648592A (en) Semiconductor integrated circuit device
JPS5528141A (en) Memory unit of electronic computer
JPS5647996A (en) Semiconductor memory device
JPS5671881A (en) Decoder circuit
JPS54111237A (en) Main memory
JPS5745657A (en) Storage device
JPS5647988A (en) Semiconductor memory device
JPS57111669A (en) Output system for conjugation form of word
JPS55113191A (en) Memory unit
JPS5616991A (en) Semicondcutor memory unit
JPS54158829A (en) Semiconductor memory device
JPS6443891A (en) Semiconductor memory device
JPS5782297A (en) Semiconductor storage device
JPS5525840A (en) Decoder circuit
JPS5650423A (en) Initial value set system in information processor
JPS57135489A (en) Storage device
JPS5668847A (en) Data processor
JPS57172589A (en) Memory access circuit
JPS55102046A (en) Logic circuit
JPS5638653A (en) Semiconductor integrated circuit having conventionality
JPS5597077A (en) Memory circuit
JPS57143780A (en) Address selecting circuit

Legal Events

Date Code Title Description
S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees