JPS54111237A - Main memory - Google Patents
Main memoryInfo
- Publication number
- JPS54111237A JPS54111237A JP1887678A JP1887678A JPS54111237A JP S54111237 A JPS54111237 A JP S54111237A JP 1887678 A JP1887678 A JP 1887678A JP 1887678 A JP1887678 A JP 1887678A JP S54111237 A JPS54111237 A JP S54111237A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- bits
- bytes
- data
- case
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/12—Group selection circuits, e.g. for memory block selection, chip selection, array selection
Abstract
PURPOSE:To make a high-speed access possible in either of byte unit and word unit by connecting all bits of an address line except lower n-number bits to M-number memory parts commonly in case that a word length is expressed by M=2<n>-number bytes or characters. CONSTITUTION:When a word length is four bytes, main memory 2 has memory part 7 of M0 to M3 where data can be read and written in byte unit, and all bytes except lowest byte M0 are connected to selection circuit 5 commonly. First, in case of data write in byte unit, memory control circuit 3 issues a signal to instruct selection circuits 41 to 43 to select lowest byte WD0, and WD0 is written in memory part M1. That is, the processing is performed according to the state of lower two bits. In case of data write in word unit, memory control circuit 3 issures a signal to select bytes WD1 to WD3 corresponding to selection circuits 41 to 43, and data is written in memory parts M0 to M3 simultaneously by outputting a write signal to memory part 7. In this case, lower two bits are neglected. In data read, the processing is performed similarly to data write.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1887678A JPS6055911B2 (en) | 1978-02-20 | 1978-02-20 | main storage |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1887678A JPS6055911B2 (en) | 1978-02-20 | 1978-02-20 | main storage |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS54111237A true JPS54111237A (en) | 1979-08-31 |
| JPS6055911B2 JPS6055911B2 (en) | 1985-12-07 |
Family
ID=11983745
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1887678A Expired JPS6055911B2 (en) | 1978-02-20 | 1978-02-20 | main storage |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6055911B2 (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5690482A (en) * | 1979-11-29 | 1981-07-22 | Siemens Ag | Memory structuring element |
| JPS58122688A (en) * | 1982-01-16 | 1983-07-21 | Victor Co Of Japan Ltd | Memory device |
| JPS60258799A (en) * | 1985-04-23 | 1985-12-20 | Toshiba Corp | Semiconductor memory |
| JPH02113353A (en) * | 1988-10-24 | 1990-04-25 | Hitachi Ltd | Semiconductor memory |
| CN112712831A (en) * | 2021-01-13 | 2021-04-27 | 无锡拍字节科技有限公司 | Ferroelectric memory and operation method thereof |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62242765A (en) * | 1986-04-16 | 1987-10-23 | Rinnai Corp | Pipeline connecting device |
-
1978
- 1978-02-20 JP JP1887678A patent/JPS6055911B2/en not_active Expired
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5690482A (en) * | 1979-11-29 | 1981-07-22 | Siemens Ag | Memory structuring element |
| JPS58122688A (en) * | 1982-01-16 | 1983-07-21 | Victor Co Of Japan Ltd | Memory device |
| JPS60258799A (en) * | 1985-04-23 | 1985-12-20 | Toshiba Corp | Semiconductor memory |
| JPH0226315B2 (en) * | 1985-04-23 | 1990-06-08 | Tokyo Shibaura Electric Co | |
| JPH02113353A (en) * | 1988-10-24 | 1990-04-25 | Hitachi Ltd | Semiconductor memory |
| CN112712831A (en) * | 2021-01-13 | 2021-04-27 | 无锡拍字节科技有限公司 | Ferroelectric memory and operation method thereof |
| CN112712831B (en) * | 2021-01-13 | 2024-01-26 | 无锡舜铭存储科技有限公司 | Ferroelectric memory and operation method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6055911B2 (en) | 1985-12-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6462743A (en) | Memory access controller | |
| EP0264893A3 (en) | Semiconductor memory | |
| JPS5738997B2 (en) | ||
| JPS54111237A (en) | Main memory | |
| US5446859A (en) | Register addressing control circuit including a decoder and an index register | |
| EP0276110A3 (en) | Semiconductor memory device | |
| JPS55149084A (en) | Clock apparatus | |
| JPS6150281A (en) | Memory | |
| JPS55105760A (en) | Memory control unit | |
| EP0533578B1 (en) | Semiconductor memory device enabling change of output organization with high speed operation | |
| JPS57117056A (en) | Microcomputer device | |
| JPS56143049A (en) | Output circuit | |
| JPS57198599A (en) | Memory device having redundancy | |
| JPS56105546A (en) | Memory mapping circuit | |
| JPS57203142A (en) | Control storage device | |
| JPS6423488A (en) | Memory | |
| JPS56135235A (en) | Display data storing circuit | |
| JPS6415856A (en) | Direct memory access system | |
| JPS57207942A (en) | Unpacking circuit | |
| JPS6479792A (en) | Memory | |
| JPS57172589A (en) | Memory access circuit | |
| JPS5538623A (en) | Memory unit | |
| JPS5719856A (en) | Memory control system | |
| JPS6419578A (en) | Memory device | |
| JPS6292051A (en) | Memory device |