JPS64851B2 - - Google Patents
Info
- Publication number
- JPS64851B2 JPS64851B2 JP57201211A JP20121182A JPS64851B2 JP S64851 B2 JPS64851 B2 JP S64851B2 JP 57201211 A JP57201211 A JP 57201211A JP 20121182 A JP20121182 A JP 20121182A JP S64851 B2 JPS64851 B2 JP S64851B2
- Authority
- JP
- Japan
- Prior art keywords
- terminal
- node
- junction
- input
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/195—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using superconductive devices
- H03K19/1954—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using superconductive devices with injection of the control current
- H03K19/1956—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using superconductive devices with injection of the control current using an inductorless circuit
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Superconductor Devices And Manufacturing Methods Thereof (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57201211A JPS5991727A (ja) | 1982-11-18 | 1982-11-18 | 3接合電流注入型ジヨセフソン論理回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57201211A JPS5991727A (ja) | 1982-11-18 | 1982-11-18 | 3接合電流注入型ジヨセフソン論理回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5991727A JPS5991727A (ja) | 1984-05-26 |
JPS64851B2 true JPS64851B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1989-01-09 |
Family
ID=16437187
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57201211A Granted JPS5991727A (ja) | 1982-11-18 | 1982-11-18 | 3接合電流注入型ジヨセフソン論理回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5991727A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59188235A (ja) * | 1983-04-11 | 1984-10-25 | Nec Corp | ジヨセフソン効果を用いた電流注入型論理ゲ−ト回路 |
US5233243A (en) * | 1991-08-14 | 1993-08-03 | Westinghouse Electric Corp. | Superconducting push-pull flux quantum logic circuits |
-
1982
- 1982-11-18 JP JP57201211A patent/JPS5991727A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5991727A (ja) | 1984-05-26 |