JPS648505B2 - - Google Patents

Info

Publication number
JPS648505B2
JPS648505B2 JP57190654A JP19065482A JPS648505B2 JP S648505 B2 JPS648505 B2 JP S648505B2 JP 57190654 A JP57190654 A JP 57190654A JP 19065482 A JP19065482 A JP 19065482A JP S648505 B2 JPS648505 B2 JP S648505B2
Authority
JP
Japan
Prior art keywords
signal
circuit
input
output
type flip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57190654A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5980047A (ja
Inventor
Kyoichi Nakakawara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP57190654A priority Critical patent/JPS5980047A/ja
Publication of JPS5980047A publication Critical patent/JPS5980047A/ja
Publication of JPS648505B2 publication Critical patent/JPS648505B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4904—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using self-synchronising codes, e.g. split-phase codes

Landscapes

  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Dc Digital Transmission (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP57190654A 1982-10-29 1982-10-29 パイフエ−ズ符号復調装置 Granted JPS5980047A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57190654A JPS5980047A (ja) 1982-10-29 1982-10-29 パイフエ−ズ符号復調装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57190654A JPS5980047A (ja) 1982-10-29 1982-10-29 パイフエ−ズ符号復調装置

Publications (2)

Publication Number Publication Date
JPS5980047A JPS5980047A (ja) 1984-05-09
JPS648505B2 true JPS648505B2 (enrdf_load_stackoverflow) 1989-02-14

Family

ID=16261678

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57190654A Granted JPS5980047A (ja) 1982-10-29 1982-10-29 パイフエ−ズ符号復調装置

Country Status (1)

Country Link
JP (1) JPS5980047A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4671867B2 (ja) * 2006-01-11 2011-04-20 大同信号株式会社 鉄道信号システム用伝送回路

Also Published As

Publication number Publication date
JPS5980047A (ja) 1984-05-09

Similar Documents

Publication Publication Date Title
JPH07264250A (ja) シリアルデータ伝送装置
US5365547A (en) 1X asynchronous data sampling clock for plus minus topology applications
JPS648505B2 (enrdf_load_stackoverflow)
JP2572984B2 (ja) フェ−ズコヒレント復調器
US4547738A (en) Phase shift demodulator
US4255813A (en) Dicode transmission system
JPH0514337A (ja) デイジタル信号送受信回路
JP3107968B2 (ja) Ｎｒｚ−ｒｚ信号変換回路
KR950002305B1 (ko) 수신데이타에 의한 동기클록발생회로
JPH0588577B2 (enrdf_load_stackoverflow)
JPH0257395B2 (enrdf_load_stackoverflow)
JPH0644756B2 (ja) 同期クロツク発生回路
JPH0352699B2 (enrdf_load_stackoverflow)
JPS6326429B2 (enrdf_load_stackoverflow)
SU1356254A1 (ru) Демодул тор фазоманипулированных сигналов
JPS63152240A (ja) デ−タ転送方式
KR100435558B1 (ko) 데이터 캐리어 검출회로
JPS62179248A (ja) 信号受信装置
JPH0141056B2 (enrdf_load_stackoverflow)
JPS6250009B2 (enrdf_load_stackoverflow)
JPH01260944A (ja) 通信端末装置
JPS6316934B2 (enrdf_load_stackoverflow)
JPH05292069A (ja) 装置間信号伝送方法及び装置
JPH05102956A (ja) 非同期シリアル通信におけるフレーム同期検出装置
JPS6311820B2 (enrdf_load_stackoverflow)