JPS5980047A - パイフエ−ズ符号復調装置 - Google Patents

パイフエ−ズ符号復調装置

Info

Publication number
JPS5980047A
JPS5980047A JP57190654A JP19065482A JPS5980047A JP S5980047 A JPS5980047 A JP S5980047A JP 57190654 A JP57190654 A JP 57190654A JP 19065482 A JP19065482 A JP 19065482A JP S5980047 A JPS5980047 A JP S5980047A
Authority
JP
Japan
Prior art keywords
signal
circuit
phase
input
type flip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57190654A
Other languages
English (en)
Japanese (ja)
Other versions
JPS648505B2 (enrdf_load_stackoverflow
Inventor
Kyoichi Nakakawara
中河原　喬一
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP57190654A priority Critical patent/JPS5980047A/ja
Publication of JPS5980047A publication Critical patent/JPS5980047A/ja
Publication of JPS648505B2 publication Critical patent/JPS648505B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4904—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using self-synchronising codes, e.g. split-phase codes

Landscapes

  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Dc Digital Transmission (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP57190654A 1982-10-29 1982-10-29 パイフエ−ズ符号復調装置 Granted JPS5980047A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57190654A JPS5980047A (ja) 1982-10-29 1982-10-29 パイフエ−ズ符号復調装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57190654A JPS5980047A (ja) 1982-10-29 1982-10-29 パイフエ−ズ符号復調装置

Publications (2)

Publication Number Publication Date
JPS5980047A true JPS5980047A (ja) 1984-05-09
JPS648505B2 JPS648505B2 (enrdf_load_stackoverflow) 1989-02-14

Family

ID=16261678

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57190654A Granted JPS5980047A (ja) 1982-10-29 1982-10-29 パイフエ−ズ符号復調装置

Country Status (1)

Country Link
JP (1) JPS5980047A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007185977A (ja) * 2006-01-11 2007-07-26 Daido Signal Co Ltd 鉄道信号システム用伝送回路

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007185977A (ja) * 2006-01-11 2007-07-26 Daido Signal Co Ltd 鉄道信号システム用伝送回路

Also Published As

Publication number Publication date
JPS648505B2 (enrdf_load_stackoverflow) 1989-02-14

Similar Documents

Publication Publication Date Title
US6008746A (en) Method and apparatus for decoding noisy, intermittent data, such as manchester encoded data or the like
EP0040632B1 (en) Data processing system with serial data transmission between subsystems
US4514719A (en) Data transmission system utilizing power line of 3-phase alternating current
JPH07264250A (ja) シリアルデータ伝送装置
US5365547A (en) 1X asynchronous data sampling clock for plus minus topology applications
JP2812665B2 (ja) 通信網のデータ衝突検出回路および検出方法
US4592076A (en) Synchronizing signal recovery circuit for radiotelephones
US4660195A (en) Channel detecting circuit in a receiver in a time-division multiplex transmission system
JPS5980047A (ja) パイフエ−ズ符号復調装置
JP2572984B2 (ja) フェ−ズコヒレント復調器
US4547738A (en) Phase shift demodulator
US5148450A (en) Digital phase-locked loop
JP3107968B2 (ja) Ｎｒｚ−ｒｚ信号変換回路
JPS596542B2 (ja) パルス受信回路
SU1658401A1 (ru) Приемник биимпульсного сигнала с обнаружением ошибок
KR950002305B1 (ko) 수신데이타에 의한 동기클록발생회로
SU1356254A1 (ru) Демодул тор фазоманипулированных сигналов
JPH0339950Y2 (enrdf_load_stackoverflow)
JPH0323714Y2 (enrdf_load_stackoverflow)
KR100489518B1 (ko) 무선통신의 오류방지장치
JPH0588577B2 (enrdf_load_stackoverflow)
JPH01143435A (ja) データ伝送装置
SU1573550A1 (ru) Устройство дл передачи и приема дискретных сообщений
SU363198A1 (ru) УСТРОЙСТВО дл ПРЕОБРАЗОВАНИЯ ЧАСТОТНО-МОДУЛИРОВАННОГО СИГНАЛА
SU1656546A1 (ru) Устройство дл сопр жени ЭВМ с каналом св зи