JPS645399B2 - - Google Patents
Info
- Publication number
- JPS645399B2 JPS645399B2 JP18435580A JP18435580A JPS645399B2 JP S645399 B2 JPS645399 B2 JP S645399B2 JP 18435580 A JP18435580 A JP 18435580A JP 18435580 A JP18435580 A JP 18435580A JP S645399 B2 JPS645399 B2 JP S645399B2
- Authority
- JP
- Japan
- Prior art keywords
- memory element
- decoder
- column
- memory
- row
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000004065 semiconductor Substances 0.000 claims description 7
- 230000005669 field effect Effects 0.000 claims 3
- 238000009792 diffusion process Methods 0.000 description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 239000011159 matrix material Substances 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 238000010586 diagram Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000007493 shaping process Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/08—Word line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, for word lines
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Static Random-Access Memory (AREA)
- Read Only Memory (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18435580A JPS57109181A (en) | 1980-12-25 | 1980-12-25 | Semiconductor storage device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18435580A JPS57109181A (en) | 1980-12-25 | 1980-12-25 | Semiconductor storage device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57109181A JPS57109181A (en) | 1982-07-07 |
JPS645399B2 true JPS645399B2 (enrdf_load_stackoverflow) | 1989-01-30 |
Family
ID=16151793
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP18435580A Granted JPS57109181A (en) | 1980-12-25 | 1980-12-25 | Semiconductor storage device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57109181A (enrdf_load_stackoverflow) |
-
1980
- 1980-12-25 JP JP18435580A patent/JPS57109181A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS57109181A (en) | 1982-07-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4037470B2 (ja) | 半導体装置 | |
JPH0671067B2 (ja) | 半導体装置 | |
JPH06119781A (ja) | 半導体メモリ | |
JP4330183B2 (ja) | 半導体記憶装置 | |
JPS60201594A (ja) | 半導体記憶装置 | |
CN108431894B (zh) | 半导体存储装置 | |
JPH02185793A (ja) | 半導体記憶装置 | |
US4398267A (en) | Semiconductor memory device | |
US4868628A (en) | CMOS RAM with merged bipolar transistor | |
US3875567A (en) | Memory circuit using variable threshold level field-effect device | |
JPH0973780A (ja) | 半導体集積回路 | |
JPS62276868A (ja) | 半導体集積回路装置 | |
JPS645399B2 (enrdf_load_stackoverflow) | ||
JPH05120881A (ja) | 半導体記憶装置 | |
JPS6113500A (ja) | 半導体メモリ装置 | |
US6304508B1 (en) | Semiconductor device | |
JPS645398B2 (enrdf_load_stackoverflow) | ||
JPS6275996A (ja) | 半導体記憶装置 | |
JPH0457297A (ja) | 半導体記憶装置 | |
JPH1131383A (ja) | 半導体記憶装置 | |
JPS5974664A (ja) | バイポ−ラ型ram | |
JPH06215580A (ja) | メモリセル回路 | |
JP2021149981A (ja) | 半導体記憶装置 | |
JP2940175B2 (ja) | デコーダ回路 | |
JPH0760598B2 (ja) | 半導体記憶装置 |