JPS6421628A - Arithmetic processing unit - Google Patents
Arithmetic processing unitInfo
- Publication number
- JPS6421628A JPS6421628A JP17936387A JP17936387A JPS6421628A JP S6421628 A JPS6421628 A JP S6421628A JP 17936387 A JP17936387 A JP 17936387A JP 17936387 A JP17936387 A JP 17936387A JP S6421628 A JPS6421628 A JP S6421628A
- Authority
- JP
- Japan
- Prior art keywords
- instruction
- given
- destination address
- branched
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000002699 waste material Substances 0.000 abstract 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3802—Instruction prefetching
- G06F9/3804—Instruction prefetching for branches, e.g. hedging, branch folding
- G06F9/3806—Instruction prefetching for branches, e.g. hedging, branch folding using address prediction, e.g. return stack, branch history buffer
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Advance Control (AREA)
Abstract
PURPOSE:To attain high speed processing by adopting the constitution in such a way that an instruction of a branched destination address is stored in a cache memory and accessed. CONSTITUTION:When an instruction decoded by a decoder 21 in a decode circuit 3 is a branch instruction, a branched destination address is given to an associate memory CAM 62 of a cache memory 6. When the access is hit, a corresponding instruction is outputted from a RAM 61 and given to a multiplexer MUX 4. On the other hand, the instruction is processed by the circuit 3 and in case of the established branch, a high level signal is given to an AND gate 5 and a high level signal is given to an MUX 4 and the instruction from the RAM 61 is given to an instruction register 11. Thus, the instruction at the branched address is processed in the decoders 22, 23 afterward in succession to the instruction and no waste time is caused. On the other hand, if the access of the memory 6 by the branched destination address is mis-hit, no instruction is given from the RAM 61 but when the branch condition is established, the memory 6 is revised by the branched destination address.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17936387A JPS6421628A (en) | 1987-07-17 | 1987-07-17 | Arithmetic processing unit |
DE19873740877 DE3740877A1 (en) | 1987-07-17 | 1987-12-02 | System and method to increase the data throughput performance in a pipeline microprocessor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17936387A JPS6421628A (en) | 1987-07-17 | 1987-07-17 | Arithmetic processing unit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6421628A true JPS6421628A (en) | 1989-01-25 |
Family
ID=16064543
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP17936387A Pending JPS6421628A (en) | 1987-07-17 | 1987-07-17 | Arithmetic processing unit |
Country Status (2)
Country | Link |
---|---|
JP (1) | JPS6421628A (en) |
DE (1) | DE3740877A1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03191427A (en) * | 1989-12-20 | 1991-08-21 | Nec Corp | Microprocessor |
JPH0527971A (en) * | 1991-07-24 | 1993-02-05 | Nec Corp | Information processor |
JPH05128001A (en) * | 1991-11-07 | 1993-05-25 | Koufu Nippon Denki Kk | Information processor |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6051948A (en) * | 1983-08-31 | 1985-03-23 | Hitachi Ltd | Branch destination buffer storage device |
-
1987
- 1987-07-17 JP JP17936387A patent/JPS6421628A/en active Pending
- 1987-12-02 DE DE19873740877 patent/DE3740877A1/en not_active Ceased
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03191427A (en) * | 1989-12-20 | 1991-08-21 | Nec Corp | Microprocessor |
JPH0527971A (en) * | 1991-07-24 | 1993-02-05 | Nec Corp | Information processor |
JPH05128001A (en) * | 1991-11-07 | 1993-05-25 | Koufu Nippon Denki Kk | Information processor |
Also Published As
Publication number | Publication date |
---|---|
DE3740877A1 (en) | 1989-02-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES8403221A1 (en) | Instruction prefetching data processing apparatus including a conditional branch instruction predictor. | |
ATE141707T1 (en) | IMAGE TREATMENT UNIT | |
JPS6421628A (en) | Arithmetic processing unit | |
JPS5532118A (en) | Data processing system | |
JPS55123739A (en) | Memory content prefetch control system | |
JPS5537663A (en) | Start system of option hardware | |
JPS5685130A (en) | Rom access circuit | |
KR910005152A (en) | Information processing device | |
JPS55143663A (en) | Data processor | |
JPS5566028A (en) | Information processing unit | |
JPS6429933A (en) | Store buffer controller for buffer storage system | |
JPS57199052A (en) | Data processing device | |
JPS6476225A (en) | Coprocessor system | |
JPS6437628A (en) | Instruction prefetching control system | |
JPS57191753A (en) | Register controlling system | |
JPS55124806A (en) | Sequencing circuit of microcomputer | |
JPS5729152A (en) | Information processor prefetching instruction | |
JPS6418841A (en) | Information processor for prefetching instruction | |
JPS6481056A (en) | Data processor | |
KR960032198A (en) | A device for processing branch instructions on a computer | |
JPS5762442A (en) | Information processor | |
JPS5725042A (en) | Microprocessor | |
JPS6437625A (en) | Branch instruction control system | |
JPS6481032A (en) | Microprocessor | |
JPS55140949A (en) | Information processor |