JPS6411972B2 - - Google Patents

Info

Publication number
JPS6411972B2
JPS6411972B2 JP55053896A JP5389680A JPS6411972B2 JP S6411972 B2 JPS6411972 B2 JP S6411972B2 JP 55053896 A JP55053896 A JP 55053896A JP 5389680 A JP5389680 A JP 5389680A JP S6411972 B2 JPS6411972 B2 JP S6411972B2
Authority
JP
Japan
Prior art keywords
data
register
output
circuit
queue
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55053896A
Other languages
English (en)
Japanese (ja)
Other versions
JPS56152044A (en
Inventor
Tsutomu Tenma
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP5389680A priority Critical patent/JPS56152044A/ja
Publication of JPS56152044A publication Critical patent/JPS56152044A/ja
Publication of JPS6411972B2 publication Critical patent/JPS6411972B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/065—Partitioned buffers, e.g. allowing multiple independent queues, bidirectional FIFO's

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP5389680A 1980-04-23 1980-04-23 Generator for control state of volume of supply data Granted JPS56152044A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5389680A JPS56152044A (en) 1980-04-23 1980-04-23 Generator for control state of volume of supply data

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5389680A JPS56152044A (en) 1980-04-23 1980-04-23 Generator for control state of volume of supply data

Publications (2)

Publication Number Publication Date
JPS56152044A JPS56152044A (en) 1981-11-25
JPS6411972B2 true JPS6411972B2 (enrdf_load_stackoverflow) 1989-02-28

Family

ID=12955479

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5389680A Granted JPS56152044A (en) 1980-04-23 1980-04-23 Generator for control state of volume of supply data

Country Status (1)

Country Link
JP (1) JPS56152044A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4721884B2 (ja) * 2005-11-29 2011-07-13 中国電力株式会社 電線用開閉器

Also Published As

Publication number Publication date
JPS56152044A (en) 1981-11-25

Similar Documents

Publication Publication Date Title
US3892955A (en) Program controlled testing system
KR940007649A (ko) 디지탈 신호 처리장치
US3984662A (en) Rate recording system
JPS6411972B2 (enrdf_load_stackoverflow)
US4144447A (en) Interval timer
US5802587A (en) Memory controller adapted for rapid block access operations
EP0169577B1 (en) Microcomputer
US4992937A (en) Microcomputer having a program mode setting circuit
JPS6331828B2 (enrdf_load_stackoverflow)
US6092164A (en) Microcomputer having division of timing signals to initialize flash memory
KR0150125B1 (ko) 데이타 처리를 위한 메모리의 지연 시간 가변 장치
SU1034042A1 (ru) Устройство дл контрол микропрограмм
US5978765A (en) Voice generation control apparatus
SU1660013A1 (ru) Устройство для объединения множеств
SU561966A1 (ru) Вычислительна система дл обработки чисел и многомерных векторов
SU437072A1 (ru) Микропрограммное устройство управлени
RU1803912C (ru) Суммирующее устройство
SU1691891A1 (ru) Буферное запоминающее устройство
JPS54126006A (en) Information service device
SU1481758A1 (ru) Устройство выборки команд процессора
SU1117645A1 (ru) Устройство дл исследовани модели транспортной системы
SU1259283A1 (ru) Устройство дл определени числа сочетаний
JPS57161928A (en) Variable length buffer device
SU943731A1 (ru) Устройство дл анализа последовательных кодов
SU1179523A1 (ru) Коммутатор