JPS639783B2 - - Google Patents

Info

Publication number
JPS639783B2
JPS639783B2 JP56141664A JP14166481A JPS639783B2 JP S639783 B2 JPS639783 B2 JP S639783B2 JP 56141664 A JP56141664 A JP 56141664A JP 14166481 A JP14166481 A JP 14166481A JP S639783 B2 JPS639783 B2 JP S639783B2
Authority
JP
Japan
Prior art keywords
frame
output
control signal
time
frame counter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56141664A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5843647A (ja
Inventor
Osamu Ichoshi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP56141664A priority Critical patent/JPS5843647A/ja
Publication of JPS5843647A publication Critical patent/JPS5843647A/ja
Publication of JPS639783B2 publication Critical patent/JPS639783B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04JMULTIPLEX COMMUNICATION
    • H04J3/00Time-division multiplex systems
    • H04J3/02Details
    • H04J3/06Synchronising arrangements
    • H04J3/0602Systems characterised by the synchronising information used
    • H04J3/0605Special codes used as synchronising signal
    • H04J3/0608Detectors therefor, e.g. correlators, state machines

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP56141664A 1981-09-10 1981-09-10 フレ−ム同期回路 Granted JPS5843647A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56141664A JPS5843647A (ja) 1981-09-10 1981-09-10 フレ−ム同期回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56141664A JPS5843647A (ja) 1981-09-10 1981-09-10 フレ−ム同期回路

Publications (2)

Publication Number Publication Date
JPS5843647A JPS5843647A (ja) 1983-03-14
JPS639783B2 true JPS639783B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1988-03-02

Family

ID=15297300

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56141664A Granted JPS5843647A (ja) 1981-09-10 1981-09-10 フレ−ム同期回路

Country Status (1)

Country Link
JP (1) JPS5843647A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Also Published As

Publication number Publication date
JPS5843647A (ja) 1983-03-14

Similar Documents

Publication Publication Date Title
US3855576A (en) Asynchronous internally clocked sequential digital word detector
US6008746A (en) Method and apparatus for decoding noisy, intermittent data, such as manchester encoded data or the like
JPH0343813B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS639783B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US4045618A (en) Device for synchronizing a binary data train in relation to a reference train
CA1136780A (en) Receiver for pulse code multiplexed signals
JPS6141186B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH08139711A (ja) 非同期データの受信回路
JP2617575B2 (ja) データ速度変換回路
FI67642B (fi) Kopplingsanordning foer avprovning av teckenelement pao godtyckligt faststaellbara staellen saerskilt foer korrigering av fjaerrskrivningstecken
JPH04317228A (ja) フレーム同期保護装置
SU822187A1 (ru) Трехканальное резервированноеуСТРОйСТВО дл СиНХРОНизАции СигНАлОВ
RU1809536C (ru) "Устройство дл декодировани кода "Манчестер-2"
JP3163399B2 (ja) 並列形フレーム同期回路
SU1014036A1 (ru) Логическое запоминающее устройство
JP2591850B2 (ja) フレーム同期回路
SU604160A1 (ru) Устройство автоматического выравнивани времени распространени при передаче дискретных сообщений по параллельным каналам
SU562923A1 (ru) Устройство управлени дл приемно-передающей аппаратуры
SU1290423A1 (ru) Буферное запоминающее устройство
SU1575220A1 (ru) Устройство дл приема команд телеуправлени
SU1140145A1 (ru) Устройство дл приема информации
SU1157566A1 (ru) Устройство магнитной записи сигналов цифровой информации
SU1495827A1 (ru) Устройство дл считывани информации с перфоносител
RU1789993C (ru) Устройство дл редактировани элементов таблиц
SU915267A1 (ru) Устройство синфазного приема импульсных сигналов г