JPS638498B2 - - Google Patents

Info

Publication number
JPS638498B2
JPS638498B2 JP58049794A JP4979483A JPS638498B2 JP S638498 B2 JPS638498 B2 JP S638498B2 JP 58049794 A JP58049794 A JP 58049794A JP 4979483 A JP4979483 A JP 4979483A JP S638498 B2 JPS638498 B2 JP S638498B2
Authority
JP
Japan
Prior art keywords
scan
control
clock
clocks
scan chain
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58049794A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59174953A (ja
Inventor
Kyoshi Sato
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58049794A priority Critical patent/JPS59174953A/ja
Publication of JPS59174953A publication Critical patent/JPS59174953A/ja
Publication of JPS638498B2 publication Critical patent/JPS638498B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/267—Reconfiguring circuits for testing, e.g. LSSD, partitioning

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
JP58049794A 1983-03-25 1983-03-25 スキヤンイン／アウト制御方式 Granted JPS59174953A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58049794A JPS59174953A (ja) 1983-03-25 1983-03-25 スキヤンイン／アウト制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58049794A JPS59174953A (ja) 1983-03-25 1983-03-25 スキヤンイン／アウト制御方式

Publications (2)

Publication Number Publication Date
JPS59174953A JPS59174953A (ja) 1984-10-03
JPS638498B2 true JPS638498B2 (enrdf_load_stackoverflow) 1988-02-23

Family

ID=12841054

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58049794A Granted JPS59174953A (ja) 1983-03-25 1983-03-25 スキヤンイン／アウト制御方式

Country Status (1)

Country Link
JP (1) JPS59174953A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4718065A (en) * 1986-03-31 1988-01-05 Tandem Computers Incorporated In-line scan control apparatus for data processor testing

Also Published As

Publication number Publication date
JPS59174953A (ja) 1984-10-03

Similar Documents

Publication Publication Date Title
US6625784B1 (en) Semiconductor integrated circuit device, method of testing the same, database for design of the same and method of designing the same
US8145964B2 (en) Scan test circuit and scan test control method
EP0727744B1 (en) Apparatus for generating test pattern for sequential logic circuit of integrated circuit and method thereof
JPS61155878A (ja) 集積回路またはそれに関する改良
KR19980028174A (ko) 선형 궤환 쉬프트레지스터, 다중 입력기호 레지스터 및 이들을 이용한 내장 자기 진단회로
JPH03256297A (ja) 線形フイードバツクシフトレジスタをクロスチエツク格子構造を伴なつて直列シフトレジスタとして動作させる方法および装置
CA1268550A (en) Apparatus providing improved diagnosability
US5077740A (en) Logic circuit having normal input/output data paths disabled when test data is transferred during macrocell testing
JPH10134011A (ja) ネットワークのスキャンパスを階層的に構成するスキャン装置および方法
US5150389A (en) Shift register
JPS638498B2 (enrdf_load_stackoverflow)
JP2797793B2 (ja) 疑似乱数パタン発生回路
JP2753407B2 (ja) Ｉｃテストパターン発生装置
JPS59211146A (ja) スキヤンイン方法
US20050278593A1 (en) Scan-test structure having increased effectiveness and related systems and methods
JP3890057B2 (ja) 多重チャネルアーキテクチャ及び自動試験機及び送信方法及びソフトウェアプログラムあるいは製品
JPH02282836A (ja) スキャンイン／スキャンアウト制御方式
JP2003255025A (ja) 半導体集積回路
JP2820975B2 (ja) 大規模集積回路のスキャンテスト方法
JP2543119B2 (ja) 論理回路のテスト方法
JPS60124742A (ja) スキャン・イン・アウト制御方式
JPS60124741A (ja) スキャン・イン・アウト制御方式
JPH11125662A (ja) 半導体集積回路及びフルスキャン実行方法
JPH073461B2 (ja) デジタル論理ブロックのテスト回路
Aguado Test cost/coverage tradeoffs in complex telecommunication circuits