JPS6383836A - デ−タ処理装置 - Google Patents
デ−タ処理装置Info
- Publication number
- JPS6383836A JPS6383836A JP23061086A JP23061086A JPS6383836A JP S6383836 A JPS6383836 A JP S6383836A JP 23061086 A JP23061086 A JP 23061086A JP 23061086 A JP23061086 A JP 23061086A JP S6383836 A JPS6383836 A JP S6383836A
- Authority
- JP
- Japan
- Prior art keywords
- data
- storage area
- internal register
- data processing
- lower module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Executing Machine-Instructions (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP23061086A JPS6383836A (ja) | 1986-09-29 | 1986-09-29 | デ−タ処理装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP23061086A JPS6383836A (ja) | 1986-09-29 | 1986-09-29 | デ−タ処理装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6383836A true JPS6383836A (ja) | 1988-04-14 |
| JPH0528410B2 JPH0528410B2 (enExample) | 1993-04-26 |
Family
ID=16910456
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP23061086A Granted JPS6383836A (ja) | 1986-09-29 | 1986-09-29 | デ−タ処理装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6383836A (enExample) |
-
1986
- 1986-09-29 JP JP23061086A patent/JPS6383836A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0528410B2 (enExample) | 1993-04-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4780819A (en) | Emulator system utilizing a program counter and a latch coupled to an emulator memory for reducing fletch line of instructions stored in the emulator memory | |
| JP2665081B2 (ja) | マイクロコンピュータのレジスタ間データ転送方式 | |
| US4592010A (en) | Memory-programmable controller | |
| JPS6319058A (ja) | メモリ装置 | |
| JPS6383836A (ja) | デ−タ処理装置 | |
| JPH02197924A (ja) | 中央演算処理装置 | |
| JPH01124049A (ja) | マイクロプロセッサ | |
| JPS60193046A (ja) | 命令例外検出方式 | |
| JPH04100150A (ja) | レジスタ回路 | |
| JPS629926B2 (enExample) | ||
| US5151980A (en) | Buffer control circuit for data processor | |
| JPS6215645A (ja) | 中央処理装置 | |
| JPS5999552A (ja) | マイクロコンピユ−タ | |
| SU1124316A1 (ru) | Микро-ЭВМ | |
| JPS5875250A (ja) | デジタル情報処理装置 | |
| JPS6229813B2 (enExample) | ||
| JPH04142615A (ja) | 高速ディスクアクセス方式 | |
| JPH0217541A (ja) | スタツク方式マイクロコンピュータ | |
| GB1426273A (en) | Data processing | |
| JPS58181152A (ja) | デ−タ処理装置のデバグ方式 | |
| JPS60112140A (ja) | スタックのアクセス方式 | |
| JPH01255037A (ja) | 電子計算機 | |
| JPH0319570B2 (enExample) | ||
| JPS6292038A (ja) | ヒストリメモリ記録制御方式 | |
| JPH01188943A (ja) | 記号処理向きデータ処理方式 |