JPS637459B2 - - Google Patents

Info

Publication number
JPS637459B2
JPS637459B2 JP55148599A JP14859980A JPS637459B2 JP S637459 B2 JPS637459 B2 JP S637459B2 JP 55148599 A JP55148599 A JP 55148599A JP 14859980 A JP14859980 A JP 14859980A JP S637459 B2 JPS637459 B2 JP S637459B2
Authority
JP
Japan
Prior art keywords
chip
package
semiconductor chip
resin
ceramic package
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55148599A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5772338A (en
Inventor
Teiichi Endo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP55148599A priority Critical patent/JPS5772338A/ja
Publication of JPS5772338A publication Critical patent/JPS5772338A/ja
Publication of JPS637459B2 publication Critical patent/JPS637459B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/16Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
    • H01L23/18Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device
    • H01L23/24Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device solid or gel at the normal operating temperature of the device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Dispersion Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Die Bonding (AREA)
JP55148599A 1980-10-23 1980-10-23 Manufacture of semiconductor device Granted JPS5772338A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55148599A JPS5772338A (en) 1980-10-23 1980-10-23 Manufacture of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55148599A JPS5772338A (en) 1980-10-23 1980-10-23 Manufacture of semiconductor device

Publications (2)

Publication Number Publication Date
JPS5772338A JPS5772338A (en) 1982-05-06
JPS637459B2 true JPS637459B2 (enExample) 1988-02-17

Family

ID=15456357

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55148599A Granted JPS5772338A (en) 1980-10-23 1980-10-23 Manufacture of semiconductor device

Country Status (1)

Country Link
JP (1) JPS5772338A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04223876A (ja) * 1990-12-26 1992-08-13 Mitsubishi Materials Corp レンズ研削用砥石

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6150353A (ja) * 1984-08-20 1986-03-12 Oki Electric Ind Co Ltd Eprom装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04223876A (ja) * 1990-12-26 1992-08-13 Mitsubishi Materials Corp レンズ研削用砥石

Also Published As

Publication number Publication date
JPS5772338A (en) 1982-05-06

Similar Documents

Publication Publication Date Title
US5888847A (en) Technique for mounting a semiconductor die
US6661089B2 (en) Semiconductor package which has no resinous flash formed on lead frame and method for manufacturing the same
KR100222157B1 (ko) 반도체 패키지
JPH09237806A (ja) 半導体装置とその製造方法及びこの半導体装置を用いた実装構造体とその製造方法
US20040150083A1 (en) Method for manufacturing digital micro-mirror device (DMD)
CN101043009B (zh) 封装半导体管芯的方法
JPH0590451A (ja) 半導体集積回路及びその実装装置製造方法
US4558346A (en) Highly reliable hermetically sealed package for a semiconductor device
JPS637459B2 (enExample)
US4183135A (en) Hermetic glass encapsulation for semiconductor die and method
JPS62169433A (ja) 半導体装置の製造方法
US5706577A (en) No fixture method to cure die attach for bonding IC dies to substrates
JPH0228351A (ja) 半導体装置
JPH01225140A (ja) 半導体装置の製造方法
JPH06204352A (ja) 半導体セラミックパッケージ用基体及び蓋体
US4151638A (en) Hermetic glass encapsulation for semiconductor die and method
JP3193100B2 (ja) 半導体装置
JPH06241889A (ja) 半導体装置
JPH05267486A (ja) 半導体装置
JPH03116838A (ja) 半導体集積回路装置およびその製造方法
JPH03108361A (ja) 半導体集積回路装置
JPS5994854A (ja) 半導体装置の蓋
JPS638129Y2 (enExample)
JPS59188996A (ja) 電子部品の実装方法
JPS6118157A (ja) 半導体装置