JPS6365985B2 - - Google Patents

Info

Publication number
JPS6365985B2
JPS6365985B2 JP56086930A JP8693081A JPS6365985B2 JP S6365985 B2 JPS6365985 B2 JP S6365985B2 JP 56086930 A JP56086930 A JP 56086930A JP 8693081 A JP8693081 A JP 8693081A JP S6365985 B2 JPS6365985 B2 JP S6365985B2
Authority
JP
Japan
Prior art keywords
trace
area number
memory
trace area
line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56086930A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57203131A (en
Inventor
Kenichiro Oda
Seiichiro Yamamoto
Toshiaki Koyama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP56086930A priority Critical patent/JPS57203131A/ja
Publication of JPS57203131A publication Critical patent/JPS57203131A/ja
Publication of JPS6365985B2 publication Critical patent/JPS6365985B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/22—Handling requests for interconnection or transfer for access to input/output bus using successive scanning, e.g. polling

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
  • Computer And Data Communications (AREA)
  • Communication Control (AREA)
  • Maintenance And Management Of Digital Transmission (AREA)
JP56086930A 1981-06-08 1981-06-08 Data processing device Granted JPS57203131A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56086930A JPS57203131A (en) 1981-06-08 1981-06-08 Data processing device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56086930A JPS57203131A (en) 1981-06-08 1981-06-08 Data processing device

Publications (2)

Publication Number Publication Date
JPS57203131A JPS57203131A (en) 1982-12-13
JPS6365985B2 true JPS6365985B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1988-12-19

Family

ID=13900575

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56086930A Granted JPS57203131A (en) 1981-06-08 1981-06-08 Data processing device

Country Status (1)

Country Link
JP (1) JPS57203131A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55162138A (en) * 1979-06-01 1980-12-17 Hitachi Ltd Logging system

Also Published As

Publication number Publication date
JPS57203131A (en) 1982-12-13

Similar Documents

Publication Publication Date Title
US4047245A (en) Indirect memory addressing
US4646230A (en) Data transfer control system
JP3108080B2 (ja) アクセス制御回路装置
US5210852A (en) Memory control system for controlling a first and second processing means to individually access a plurality of memory blocks
US5430853A (en) Update of control parameters of a direct memory access system without use of associated processor
JPS6365985B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US5121351A (en) Floating point arithmetic system
JP3704927B2 (ja) プログラマブルコントローラ
JP2595992B2 (ja) 電子楽器
JP3691213B2 (ja) プロセッサおよびメモリアクセス方法
JP2646807B2 (ja) マルチポートメモリ
JPH079280Y2 (ja) スタック回路
JP2504974B2 (ja) シ−ケンサの高速演算処理方式
KR0168973B1 (ko) 어드레스를 자동 증가시켜 롬을 억세스하는 방법 및 그장치
JPS6368955A (ja) 入出力制御装置
JPS6019534B2 (ja) 移送制御装置
JPS6054056A (ja) ビットデ−タ書込メモリインタ−フェ−ス回路
JP3039054B2 (ja) 画像処理装置
JPH03214275A (ja) 半導体集積回路
JPS6058493B2 (ja) 情報処理装置
JPS6340954A (ja) 記憶装置
JPH023514B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS635773B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS60218146A (ja) 記憶装置アドレス制御方式
JPH02238533A (ja) メモリ回路