JPS6357823B2 - - Google Patents

Info

Publication number
JPS6357823B2
JPS6357823B2 JP58217818A JP21781883A JPS6357823B2 JP S6357823 B2 JPS6357823 B2 JP S6357823B2 JP 58217818 A JP58217818 A JP 58217818A JP 21781883 A JP21781883 A JP 21781883A JP S6357823 B2 JPS6357823 B2 JP S6357823B2
Authority
JP
Japan
Prior art keywords
data
central processing
processing unit
data memory
transmission device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58217818A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60110072A (ja
Inventor
Mitsuo Takakura
Kazuhiko Shimoyama
Tadashi Okamoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP58217818A priority Critical patent/JPS60110072A/ja
Publication of JPS60110072A publication Critical patent/JPS60110072A/ja
Publication of JPS6357823B2 publication Critical patent/JPS6357823B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/167—Interprocessor communication using a common memory, e.g. mailbox

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Storage Device Security (AREA)
  • Multi Processors (AREA)
  • Memory System (AREA)
JP58217818A 1983-11-21 1983-11-21 マルチコンピユ−タシステム Granted JPS60110072A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58217818A JPS60110072A (ja) 1983-11-21 1983-11-21 マルチコンピユ−タシステム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58217818A JPS60110072A (ja) 1983-11-21 1983-11-21 マルチコンピユ−タシステム

Publications (2)

Publication Number Publication Date
JPS60110072A JPS60110072A (ja) 1985-06-15
JPS6357823B2 true JPS6357823B2 (US20020051482A1-20020502-M00012.png) 1988-11-14

Family

ID=16710218

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58217818A Granted JPS60110072A (ja) 1983-11-21 1983-11-21 マルチコンピユ−タシステム

Country Status (1)

Country Link
JP (1) JPS60110072A (US20020051482A1-20020502-M00012.png)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6455328U (US20020051482A1-20020502-M00012.png) * 1987-08-26 1989-04-05
JPH0271129U (US20020051482A1-20020502-M00012.png) * 1988-11-18 1990-05-30

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS64145U (US20020051482A1-20020502-M00012.png) * 1987-06-17 1989-01-05
JPS6419458A (en) * 1987-07-15 1989-01-23 Hitachi Ltd Distributed shared memory device
JPH0212448A (ja) * 1988-06-30 1990-01-17 Toshiba Corp 複合電子計算機システム
US11983127B2 (en) 2019-12-18 2024-05-14 Sony Group Corporation Information processing system, information processing method, and information processing device to reduce load on an information processing unit

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6455328U (US20020051482A1-20020502-M00012.png) * 1987-08-26 1989-04-05
JPH0271129U (US20020051482A1-20020502-M00012.png) * 1988-11-18 1990-05-30

Also Published As

Publication number Publication date
JPS60110072A (ja) 1985-06-15

Similar Documents

Publication Publication Date Title
US4941087A (en) System for bumpless changeover between active units and backup units by establishing rollback points and logging write and read operations
JP4132322B2 (ja) 記憶制御装置およびその制御方法
US6654880B1 (en) Method and apparatus for reducing system down time by restarting system using a primary memory before dumping contents of a standby memory to external storage
JPS6357823B2 (US20020051482A1-20020502-M00012.png)
JPH05298192A (ja) 情報処理装置
JP2626127B2 (ja) 予備系ルート試験方式
JPS6134645A (ja) 二重化メモリ制御方式
JP2511542B2 (ja) 情報処理システム
KR19980067077A (ko) 이중화 제어 시스템 및 그 제어방법
JP2904266B2 (ja) バス縮退に対処できるメモリ接続制御装置
JP2946541B2 (ja) 二重化制御システム
JPH05265789A (ja) メモリ複写方式
JP3012402B2 (ja) 情報処理システム
JPS5923677B2 (ja) 交換処理装置の二重化方式
KR20030024472A (ko) Ｃｐｕ 이중화 장치 및 방법
JPH08272696A (ja) 情報処理装置及びメモリ内容回復方法
JPS5851364A (ja) 二重化周辺記憶制御装置
JPH07287694A (ja) 多重化処理システムおよびメモリ同期制御方法
JPH04263333A (ja) メモリ二重化方式
KR20030068663A (ko) 이중화 보드간의 비휘발성 메모리 정보 동기화 장치 및 방법
JPH06245238A (ja) 二重化装置切替回路
JPS62140155A (ja) 装置のデ−タバス自動切替回路
JPS62182953A (ja) メモリアクセス制御方式
JPH06222969A (ja) 共通メモリ制御方式
JPS61147344A (ja) 電子計算機システム

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees