JPS6356569B2 - - Google Patents
Info
- Publication number
- JPS6356569B2 JPS6356569B2 JP58151190A JP15119083A JPS6356569B2 JP S6356569 B2 JPS6356569 B2 JP S6356569B2 JP 58151190 A JP58151190 A JP 58151190A JP 15119083 A JP15119083 A JP 15119083A JP S6356569 B2 JPS6356569 B2 JP S6356569B2
- Authority
- JP
- Japan
- Prior art keywords
- cpu
- emulation
- bus
- common bus
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000000700 radioactive tracer Substances 0.000 claims description 22
- 238000013507 mapping Methods 0.000 claims description 12
- 230000006870 function Effects 0.000 claims description 4
- 238000000034 method Methods 0.000 claims description 4
- 238000006243 chemical reaction Methods 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 6
- 239000008186 active pharmaceutical agent Substances 0.000 description 3
- 230000000694 effects Effects 0.000 description 1
- 230000001151 other effect Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/26—Functional testing
- G06F11/261—Functional testing by simulating additional hardware, e.g. fault simulation
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58151190A JPS6043754A (ja) | 1983-08-19 | 1983-08-19 | エミユレ−タ |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58151190A JPS6043754A (ja) | 1983-08-19 | 1983-08-19 | エミユレ−タ |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6043754A JPS6043754A (ja) | 1985-03-08 |
JPS6356569B2 true JPS6356569B2 (no) | 1988-11-08 |
Family
ID=15513238
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58151190A Granted JPS6043754A (ja) | 1983-08-19 | 1983-08-19 | エミユレ−タ |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6043754A (no) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63208132A (ja) * | 1987-02-25 | 1988-08-29 | Yokogawa Electric Corp | インサ−キツト・エミユレ−タ |
JPS63282856A (ja) * | 1987-05-15 | 1988-11-18 | Takaoka Ind Ltd | マルチアクセス制御装置 |
JPS63282855A (ja) * | 1987-05-15 | 1988-11-18 | Takaoka Ind Ltd | マルチcpu制御装置 |
JP3380827B2 (ja) * | 1995-02-09 | 2003-02-24 | 三菱電機株式会社 | エミュレータ装置 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56132647A (en) * | 1980-03-21 | 1981-10-17 | Oyo Syst Kenkyusho:Kk | Diagnostic system |
-
1983
- 1983-08-19 JP JP58151190A patent/JPS6043754A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56132647A (en) * | 1980-03-21 | 1981-10-17 | Oyo Syst Kenkyusho:Kk | Diagnostic system |
Also Published As
Publication number | Publication date |
---|---|
JPS6043754A (ja) | 1985-03-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR0160193B1 (ko) | 직접메모리접근 제어장치 | |
JPH06250871A (ja) | Cpuコア、該cpuコアを有するasic、及び該asicを備えたエミュレーションシステム | |
JPS6113618B2 (no) | ||
KR950008229B1 (ko) | 퍼스널 컴퓨터 시스템 | |
JPS6356569B2 (no) | ||
US7231568B2 (en) | System debugging device and system debugging method | |
JP2001184212A (ja) | トレース制御回路 | |
JPS581451B2 (ja) | デ−タ転送方式 | |
JP2507071B2 (ja) | バスロック制御方式 | |
KR100223096B1 (ko) | 내부 메모리 맵 레지스터를 관측하는 방법 및 장치 | |
JPH04286048A (ja) | 競合最小化プロセッサおよびシステム・バス・システム | |
JPH0227696B2 (ja) | Johoshorisochi | |
JP2876909B2 (ja) | 割込みエミュレータ | |
JP3211264B2 (ja) | 外部バス制御方式 | |
KR0137841Y1 (ko) | 멀티프로세서 시스템의 데이타 전송 제어 장치 | |
JPS63298555A (ja) | 共有メモリ制御方式 | |
JPH0575140B2 (no) | ||
JPS63155254A (ja) | 情報処理装置 | |
JPH01316851A (ja) | チャネル制御方式 | |
JPS6215903B2 (no) | ||
JPH01217524A (ja) | データ処理システム | |
JPH03125250A (ja) | 共用メモリ及び該メモリを備えたエミュレータ | |
JP2002175196A (ja) | インサーキットエミュレータ | |
JPH01261763A (ja) | Dma転送制御装置 | |
JPS62239242A (ja) | デバツク装置 |