JPS6350896B2 - - Google Patents

Info

Publication number
JPS6350896B2
JPS6350896B2 JP12089282A JP12089282A JPS6350896B2 JP S6350896 B2 JPS6350896 B2 JP S6350896B2 JP 12089282 A JP12089282 A JP 12089282A JP 12089282 A JP12089282 A JP 12089282A JP S6350896 B2 JPS6350896 B2 JP S6350896B2
Authority
JP
Japan
Prior art keywords
output
clock
signal
switch
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP12089282A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5911057A (ja
Inventor
Seiichi Noda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP12089282A priority Critical patent/JPS5911057A/ja
Publication of JPS5911057A publication Critical patent/JPS5911057A/ja
Publication of JPS6350896B2 publication Critical patent/JPS6350896B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/07—Synchronising arrangements using pulse stuffing for systems with different or fluctuating information rates or bit rates

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
JP12089282A 1982-07-12 1982-07-12 スタツフ同期回路 Granted JPS5911057A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12089282A JPS5911057A (ja) 1982-07-12 1982-07-12 スタツフ同期回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12089282A JPS5911057A (ja) 1982-07-12 1982-07-12 スタツフ同期回路

Publications (2)

Publication Number Publication Date
JPS5911057A JPS5911057A (ja) 1984-01-20
JPS6350896B2 true JPS6350896B2 (OSRAM) 1988-10-12

Family

ID=14797567

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12089282A Granted JPS5911057A (ja) 1982-07-12 1982-07-12 スタツフ同期回路

Country Status (1)

Country Link
JP (1) JPS5911057A (OSRAM)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0630480B2 (ja) * 1984-07-16 1994-04-20 日本電気株式会社 速度変換回路
JPH01128068U (OSRAM) * 1988-02-25 1989-08-31
JPH0620401U (ja) * 1992-05-01 1994-03-18 文男 原 シャツ

Also Published As

Publication number Publication date
JPS5911057A (ja) 1984-01-20

Similar Documents

Publication Publication Date Title
US4151373A (en) Data transmission system
GB2079107A (en) Data multiplexing circuit
US5012198A (en) Digital PLL circuit having reduced lead-in time
JPH04286233A (ja) スタッフ同期回路
JP2597239B2 (ja) ディジタル位相同期ループ及び該ディジタル位相同期ループを具える受信機及びその制御方法
JP2595887B2 (ja) ビット同期回路
JPS6350896B2 (OSRAM)
US5459764A (en) Clock synchronization system
JP2594765B2 (ja) 時分割多重回路
JPH0630480B2 (ja) 速度変換回路
JPH10308082A (ja) データセパレータ
JPH0530068A (ja) 調歩式データ多重化方式
JP2929837B2 (ja) 信号同期回路
KR900002636B1 (ko) 디지탈 교환기의 송신클럭동기장치
JPH0614635B2 (ja) 速度変換回路
JPH0783334B2 (ja) 速度変換回路
JPH0575206B2 (OSRAM)
JPH0350467B2 (OSRAM)
JPS5849058B2 (ja) 装置間デ−タ伝送同期方式
JPH0115182B2 (OSRAM)
JPS5816775B2 (ja) 信号変換方式
JPH04222136A (ja) クロック抽出回路
JPS6172443A (ja) デイジタル多重化伝送システムの同期方式
JPH0586690B2 (OSRAM)
JPH11355734A (ja) スタッフ多重化伝送装置