JPS6349835A - 演算処理装置 - Google Patents
演算処理装置Info
- Publication number
- JPS6349835A JPS6349835A JP61193204A JP19320486A JPS6349835A JP S6349835 A JPS6349835 A JP S6349835A JP 61193204 A JP61193204 A JP 61193204A JP 19320486 A JP19320486 A JP 19320486A JP S6349835 A JPS6349835 A JP S6349835A
- Authority
- JP
- Japan
- Prior art keywords
- digit
- signal
- circuit
- sum
- addition
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000012545 processing Methods 0.000 claims description 15
- 239000002131 composite material Substances 0.000 abstract description 11
- 230000005540 biological transmission Effects 0.000 abstract 1
- 210000003127 knee Anatomy 0.000 description 15
- 238000010586 diagram Methods 0.000 description 8
- 238000000034 method Methods 0.000 description 5
- 238000004891 communication Methods 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 150000001875 compounds Chemical class 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 240000001548 Camellia japonica Species 0.000 description 1
- 239000003795 chemical substances by application Substances 0.000 description 1
- 235000018597 common camellia Nutrition 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 239000002689 soil Substances 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61193204A JPS6349835A (ja) | 1986-08-19 | 1986-08-19 | 演算処理装置 |
US07/086,967 US4866657A (en) | 1986-07-18 | 1987-08-18 | Adder circuitry utilizing redundant signed digit operands |
US03/239,243 US5031136A (en) | 1986-06-27 | 1990-05-07 | Signed-digit arithmetic processing units with binary operands |
US07/599,275 US5153847A (en) | 1986-06-27 | 1990-10-16 | Arithmetic processor using signed digit representation of internal operands |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61193204A JPS6349835A (ja) | 1986-08-19 | 1986-08-19 | 演算処理装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6349835A true JPS6349835A (ja) | 1988-03-02 |
JPH0528407B2 JPH0528407B2 (enrdf_load_stackoverflow) | 1993-04-26 |
Family
ID=16304032
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP61193204A Granted JPS6349835A (ja) | 1986-06-27 | 1986-08-19 | 演算処理装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6349835A (enrdf_load_stackoverflow) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01163827A (ja) * | 1987-12-21 | 1989-06-28 | Hitachi Ltd | アドレス演算器 |
JPH01297725A (ja) * | 1988-03-31 | 1989-11-30 | Texas Instr Inc <Ti> | 符号付ディジット加算器回路 |
US8341203B2 (en) | 2004-11-08 | 2012-12-25 | Zhizhong Li | Computer technical solution of the digital engineering method of hybrid numeral carry system and carry line |
-
1986
- 1986-08-19 JP JP61193204A patent/JPS6349835A/ja active Granted
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01163827A (ja) * | 1987-12-21 | 1989-06-28 | Hitachi Ltd | アドレス演算器 |
JPH01297725A (ja) * | 1988-03-31 | 1989-11-30 | Texas Instr Inc <Ti> | 符号付ディジット加算器回路 |
US8341203B2 (en) | 2004-11-08 | 2012-12-25 | Zhizhong Li | Computer technical solution of the digital engineering method of hybrid numeral carry system and carry line |
Also Published As
Publication number | Publication date |
---|---|
JPH0528407B2 (enrdf_load_stackoverflow) | 1993-04-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0479013B2 (enrdf_load_stackoverflow) | ||
US4878192A (en) | Arithmetic processor and divider using redundant signed digit arithmetic | |
US4709346A (en) | CMOS subtractor | |
US5500813A (en) | Circuit for adding multiple-bit binary numbers | |
US4873660A (en) | Arithmetic processor using redundant signed digit arithmetic | |
US4866655A (en) | Arithmetic processor and divider using redundant signed digit | |
JPH0552530B2 (enrdf_load_stackoverflow) | ||
JPS6349835A (ja) | 演算処理装置 | |
JPH0464091B2 (enrdf_load_stackoverflow) | ||
JP2681968B2 (ja) | 演算処理装置 | |
JPS638824A (ja) | 演算処理装置 | |
JPS6349836A (ja) | 演算処理装置 | |
JPS6319035A (ja) | 演算処理装置 | |
JPS638826A (ja) | 演算処理装置 | |
JPS63197227A (ja) | 加算器 | |
JPH06230933A (ja) | 演算処理装置 | |
JPH0652500B2 (ja) | 演算処理装置 | |
JPH0610787B2 (ja) | 乗算処理装置 | |
JPS6371729A (ja) | 演算処理装置 | |
JPS6319036A (ja) | 演算処理装置 | |
JPH083788B2 (ja) | 演算処理装置 | |
JPH0695848A (ja) | 加算器及びこれを用いたマイクロプロセッサ | |
JPS63259719A (ja) | 桁上げ先見回路 | |
JPH061436B2 (ja) | 演算処理装置 | |
JPH06230936A (ja) | 多ビット加算器 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EXPY | Cancellation because of completion of term |