JPS6349835A - 演算処理装置 - Google Patents

演算処理装置

Info

Publication number
JPS6349835A
JPS6349835A JP61193204A JP19320486A JPS6349835A JP S6349835 A JPS6349835 A JP S6349835A JP 61193204 A JP61193204 A JP 61193204A JP 19320486 A JP19320486 A JP 19320486A JP S6349835 A JPS6349835 A JP S6349835A
Authority
JP
Japan
Prior art keywords
digit
signal
sum
circuit
addition
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP61193204A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0528407B2 (enrdf_load_stackoverflow
Inventor
Tadashi Takagi
高木　直史
Tamotsu Nishiyama
西山　保
Shigero Kuninobu
國信　茂郎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP61193204A priority Critical patent/JPS6349835A/ja
Priority to US07/086,967 priority patent/US4866657A/en
Publication of JPS6349835A publication Critical patent/JPS6349835A/ja
Priority to US03/239,243 priority patent/US5031136A/en
Priority to US07/599,275 priority patent/US5153847A/en
Publication of JPH0528407B2 publication Critical patent/JPH0528407B2/ja
Granted legal-status Critical Current

Links

JP61193204A 1986-06-27 1986-08-19 演算処理装置 Granted JPS6349835A (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP61193204A JPS6349835A (ja) 1986-08-19 1986-08-19 演算処理装置
US07/086,967 US4866657A (en) 1986-07-18 1987-08-18 Adder circuitry utilizing redundant signed digit operands
US03/239,243 US5031136A (en) 1986-06-27 1990-05-07 Signed-digit arithmetic processing units with binary operands
US07/599,275 US5153847A (en) 1986-06-27 1990-10-16 Arithmetic processor using signed digit representation of internal operands

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61193204A JPS6349835A (ja) 1986-08-19 1986-08-19 演算処理装置

Publications (2)

Publication Number Publication Date
JPS6349835A true JPS6349835A (ja) 1988-03-02
JPH0528407B2 JPH0528407B2 (enrdf_load_stackoverflow) 1993-04-26

Family

ID=16304032

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61193204A Granted JPS6349835A (ja) 1986-06-27 1986-08-19 演算処理装置

Country Status (1)

Country Link
JP (1) JPS6349835A (enrdf_load_stackoverflow)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01163827A (ja) * 1987-12-21 1989-06-28 Hitachi Ltd アドレス演算器
JPH01297725A (ja) * 1988-03-31 1989-11-30 Texas Instr Inc <Ti> 符号付ディジット加算器回路
US8341203B2 (en) 2004-11-08 2012-12-25 Zhizhong Li Computer technical solution of the digital engineering method of hybrid numeral carry system and carry line

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01163827A (ja) * 1987-12-21 1989-06-28 Hitachi Ltd アドレス演算器
JPH01297725A (ja) * 1988-03-31 1989-11-30 Texas Instr Inc <Ti> 符号付ディジット加算器回路
US8341203B2 (en) 2004-11-08 2012-12-25 Zhizhong Li Computer technical solution of the digital engineering method of hybrid numeral carry system and carry line

Also Published As

Publication number Publication date
JPH0528407B2 (enrdf_load_stackoverflow) 1993-04-26

Similar Documents

Publication Publication Date Title
JPH0479013B2 (enrdf_load_stackoverflow)
US4878192A (en) Arithmetic processor and divider using redundant signed digit arithmetic
US4709346A (en) CMOS subtractor
US4873660A (en) Arithmetic processor using redundant signed digit arithmetic
JPH0619685A (ja) 並列乗算回路
US4866655A (en) Arithmetic processor and divider using redundant signed digit
JPS6349835A (ja) 演算処理装置
JPS6027024A (ja) 演算装置
US5153847A (en) Arithmetic processor using signed digit representation of internal operands
JPS5957343A (ja) 加算回路
JPS638824A (ja) 演算処理装置
JP2681968B2 (ja) 演算処理装置
JPS6371729A (ja) 演算処理装置
JPS6349836A (ja) 演算処理装置
JPH06230933A (ja) 演算処理装置
JPH0610787B2 (ja) 乗算処理装置
JPS6319035A (ja) 演算処理装置
JPS63197227A (ja) 加算器
JPS638826A (ja) 演算処理装置
JPH0652500B2 (ja) 演算処理装置
JPH083788B2 (ja) 演算処理装置
JPS63259719A (ja) 桁上げ先見回路
JPH0395626A (ja) キャリーセレクト加算回路および絶対値演算回路
JPS63305423A (ja) 並列演算回路
JPS6319036A (ja) 演算処理装置

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term