JPS6348179B2 - - Google Patents

Info

Publication number
JPS6348179B2
JPS6348179B2 JP53152544A JP15254478A JPS6348179B2 JP S6348179 B2 JPS6348179 B2 JP S6348179B2 JP 53152544 A JP53152544 A JP 53152544A JP 15254478 A JP15254478 A JP 15254478A JP S6348179 B2 JPS6348179 B2 JP S6348179B2
Authority
JP
Japan
Prior art keywords
region
oxide film
substrate
forming
silicon oxide
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP53152544A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5578541A (en
Inventor
Yoshuki Hirano
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP15254478A priority Critical patent/JPS5578541A/ja
Publication of JPS5578541A publication Critical patent/JPS5578541A/ja
Publication of JPS6348179B2 publication Critical patent/JPS6348179B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/30Nc systems
    • G05B2219/39Robotics, robotics to robotics hand
    • G05B2219/39177Compensation position working point as function of inclination tool, hand

Landscapes

  • Element Separation (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
JP15254478A 1978-12-08 1978-12-08 Manufacture of semiconductor device Granted JPS5578541A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15254478A JPS5578541A (en) 1978-12-08 1978-12-08 Manufacture of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15254478A JPS5578541A (en) 1978-12-08 1978-12-08 Manufacture of semiconductor device

Publications (2)

Publication Number Publication Date
JPS5578541A JPS5578541A (en) 1980-06-13
JPS6348179B2 true JPS6348179B2 (ko) 1988-09-28

Family

ID=15542771

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15254478A Granted JPS5578541A (en) 1978-12-08 1978-12-08 Manufacture of semiconductor device

Country Status (1)

Country Link
JP (1) JPS5578541A (ko)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59161859A (ja) * 1983-03-07 1984-09-12 Toshiba Corp 相補型mos半導体装置及びその製造方法
JPS59161838A (ja) * 1983-03-07 1984-09-12 Toshiba Corp 半導体装置及びその製造方法

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5292489A (en) * 1976-01-30 1977-08-03 Hitachi Ltd Manufacture of c-mis semiconductor

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5292489A (en) * 1976-01-30 1977-08-03 Hitachi Ltd Manufacture of c-mis semiconductor

Also Published As

Publication number Publication date
JPS5578541A (en) 1980-06-13

Similar Documents

Publication Publication Date Title
KR920009745B1 (ko) 반도체장치의 제조방법
US5130770A (en) Integrated circuit in silicon on insulator technology comprising a field effect transistor
US4110899A (en) Method for manufacturing complementary insulated gate field effect transistors
US4463492A (en) Method of forming a semiconductor device on insulating substrate by selective amorphosization followed by simultaneous activation and reconversion to single crystal state
US4345366A (en) Self-aligned all-n+ polysilicon CMOS process
KR870006676A (ko) 공유 기판위에 쌍극성 트랜지스터와 상보 mos트랜지스터를 제조하기 위한 공정
JPH02284462A (ja) 単一集積回路チップ上に高電圧及び低電圧cmosトランジスタを形成するためのプロセス
JPS61179567A (ja) 自己整合積層cmos構造の製造方法
US4931407A (en) Method for manufacturing integrated bipolar and MOS transistors
JPH055372B2 (ko)
US5102811A (en) High voltage bipolar transistor in BiCMOS
JP2509690B2 (ja) 半導体装置
KR920008120B1 (ko) Mos형 전계효과트랜지스터
JPH0799259A (ja) 縦型バイポーラトランジスタを有するBi−CMOS SOI構造及びその製造方法
JPH0824144B2 (ja) 半導体装置の製造方法
JPH0193159A (ja) BiCMOS素子の製造方法
JPH0148661B2 (ko)
JPS6360549B2 (ko)
US4912055A (en) Method of fabricating a semiconductor device
JPS6348179B2 (ko)
JP2575876B2 (ja) 半導体装置
JP2573319B2 (ja) 半導体装置の製造方法
JPH0575041A (ja) Cmos半導体装置
JP2527051B2 (ja) 半導体装置の製造方法
JP2953915B2 (ja) 半導体集積回路装置及びその製造方法