JPS6340384B2 - - Google Patents

Info

Publication number
JPS6340384B2
JPS6340384B2 JP2417479A JP2417479A JPS6340384B2 JP S6340384 B2 JPS6340384 B2 JP S6340384B2 JP 2417479 A JP2417479 A JP 2417479A JP 2417479 A JP2417479 A JP 2417479A JP S6340384 B2 JPS6340384 B2 JP S6340384B2
Authority
JP
Japan
Prior art keywords
frame
input
code
cmi
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP2417479A
Other languages
English (en)
Japanese (ja)
Other versions
JPS55117362A (en
Inventor
Kazunari Kyota
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP2417479A priority Critical patent/JPS55117362A/ja
Publication of JPS55117362A publication Critical patent/JPS55117362A/ja
Publication of JPS6340384B2 publication Critical patent/JPS6340384B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4906—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes
    • H04L25/4908—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes using mBnB codes
    • H04L25/491—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes using mBnB codes using 1B2B codes
    • H04L25/4912—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes using mBnB codes using 1B2B codes using CMI or 2-HDB-3 code

Landscapes

  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Dc Digital Transmission (AREA)
JP2417479A 1979-03-02 1979-03-02 Input break detection circuit for cmi code Granted JPS55117362A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2417479A JPS55117362A (en) 1979-03-02 1979-03-02 Input break detection circuit for cmi code

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2417479A JPS55117362A (en) 1979-03-02 1979-03-02 Input break detection circuit for cmi code

Publications (2)

Publication Number Publication Date
JPS55117362A JPS55117362A (en) 1980-09-09
JPS6340384B2 true JPS6340384B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1988-08-10

Family

ID=12130980

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2417479A Granted JPS55117362A (en) 1979-03-02 1979-03-02 Input break detection circuit for cmi code

Country Status (1)

Country Link
JP (1) JPS55117362A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01154161U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1988-04-18 1989-10-24

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58205353A (ja) * 1982-05-25 1983-11-30 Sharp Corp デ−タ伝送システム
JPS6149542A (ja) * 1984-08-17 1986-03-11 Mitsubishi Electric Corp Ｃｍｉ符号検出装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01154161U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1988-04-18 1989-10-24

Also Published As

Publication number Publication date
JPS55117362A (en) 1980-09-09

Similar Documents

Publication Publication Date Title
US4027335A (en) DC free encoding for data transmission system
USRE31311E (en) DC Free encoding for data transmission system
JPS5831136B2 (ja) ディジタル信号伝送方式
US3995225A (en) Synchronous, non return to zero bit stream detector
US4227184A (en) Modified Miller Code encoder
JPS6340384B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
ES418941A1 (es) Un metodo para registrar un bloque de datos digitales, des-codificar dichos datos registrados y detectar errores de formato en dichos datos registrados.
US4809301A (en) Detection apparatus for bi-phase signals
JPS6222293B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
GB2032228A (en) DC free encoding for data transmission
JP3697809B2 (ja) 信号検出回路
US5148450A (en) Digital phase-locked loop
JPS6221426B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH08125696A (ja) バイフェーズ符号復号回路
GB1577688A (en) Data transmission
JPH0528547B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS61107817A (ja) ２値符号変換法
JPH0486048A (ja) フレーム同期検出回路
JPS60144046A (ja) フレ−ム同期回路
JPH0131743B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0253326A (ja) Ｈｄｂ−３デコーダ符号則誤検出回路
JPH0420297B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0330328B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS60130953A (ja) Ｍｓｋ復調回路
JPS5854693B2 (ja) パルス伝送方式