JPS6330951A - 通信制御処理装置におけるデ−タ転送方式 - Google Patents

通信制御処理装置におけるデ−タ転送方式

Info

Publication number
JPS6330951A
JPS6330951A JP61174846A JP17484686A JPS6330951A JP S6330951 A JPS6330951 A JP S6330951A JP 61174846 A JP61174846 A JP 61174846A JP 17484686 A JP17484686 A JP 17484686A JP S6330951 A JPS6330951 A JP S6330951A
Authority
JP
Japan
Prior art keywords
data
data transfer
control
adapter
main memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP61174846A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0426744B2 (enrdf_load_stackoverflow
Inventor
Yoshihisa Ogawa
小川　義久
Akira Kabemoto
河部本　章
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP61174846A priority Critical patent/JPS6330951A/ja
Publication of JPS6330951A publication Critical patent/JPS6330951A/ja
Publication of JPH0426744B2 publication Critical patent/JPH0426744B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Computer And Data Communications (AREA)
  • Communication Control (AREA)
JP61174846A 1986-07-25 1986-07-25 通信制御処理装置におけるデ−タ転送方式 Granted JPS6330951A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61174846A JPS6330951A (ja) 1986-07-25 1986-07-25 通信制御処理装置におけるデ−タ転送方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61174846A JPS6330951A (ja) 1986-07-25 1986-07-25 通信制御処理装置におけるデ−タ転送方式

Publications (2)

Publication Number Publication Date
JPS6330951A true JPS6330951A (ja) 1988-02-09
JPH0426744B2 JPH0426744B2 (enrdf_load_stackoverflow) 1992-05-08

Family

ID=15985673

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61174846A Granted JPS6330951A (ja) 1986-07-25 1986-07-25 通信制御処理装置におけるデ−タ転送方式

Country Status (1)

Country Link
JP (1) JPS6330951A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02150154A (ja) * 1988-12-01 1990-06-08 Canon Inc ボタン電話システム
JP2009207922A (ja) * 2009-06-22 2009-09-17 Daiichi Shokai Co Ltd 遊技機

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02150154A (ja) * 1988-12-01 1990-06-08 Canon Inc ボタン電話システム
JP2009207922A (ja) * 2009-06-22 2009-09-17 Daiichi Shokai Co Ltd 遊技機

Also Published As

Publication number Publication date
JPH0426744B2 (enrdf_load_stackoverflow) 1992-05-08

Similar Documents

Publication Publication Date Title
JPH06314205A (ja) 割り込み源間の優先順位確立方法及びデータ処理システム
JPS60112164A (ja) ダイナミツクに変更可能な割込み優先回路
EP0133015A2 (en) Data transfer system
GB2085624A (en) A coupling equipment for the control of access of data processors to a data line
JP3525518B2 (ja) データ転送装置
JPH10283304A (ja) 割り込み要求を処理する方法及びシステム
JPS6330951A (ja) 通信制御処理装置におけるデ−タ転送方式
JPH03137756A (ja) 情報処理装置
KR100294314B1 (ko) 데이터처리시스템및방법과그런시스템과의통신시스템
JP2713204B2 (ja) 情報処理システム
JP2962767B2 (ja) Ｄｍａ装置のメモリアクセス方式
JPH0337339B2 (enrdf_load_stackoverflow)
JP2687716B2 (ja) 情報処理装置
JP2972557B2 (ja) データ転送制御装置および制御方法
JPS6337454A (ja) 非同期転送制御装置
JPH0380353A (ja) 割り込み処理方法とデータチャネル装置
JPH01147763A (ja) 端末集信装置の入出力制御方式
JPH07113916B2 (ja) 複合計算機システム
JPH01142962A (ja) データ転送制御方式
JPH0438550A (ja) 拡張記憶制御方式
JPH02129724A (ja) プログラム実行方式
JPH10293742A (ja) データ転送方法及び装置
JPS588336A (ja) デ−タ転送方法
JPH05265972A (ja) 共用外部記憶装置の排他制御方式
JPH0316652B2 (enrdf_load_stackoverflow)