JPS6326421B2 - - Google Patents

Info

Publication number
JPS6326421B2
JPS6326421B2 JP56200158A JP20015881A JPS6326421B2 JP S6326421 B2 JPS6326421 B2 JP S6326421B2 JP 56200158 A JP56200158 A JP 56200158A JP 20015881 A JP20015881 A JP 20015881A JP S6326421 B2 JPS6326421 B2 JP S6326421B2
Authority
JP
Japan
Prior art keywords
interrupt
central processing
processing units
processing unit
signal line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56200158A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58101360A (ja
Inventor
Mitsuru Kitazawa
Shuji Miki
Kazuyuki Masuo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Nippon Telegraph and Telephone Corp
Original Assignee
Hitachi Ltd
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd, Nippon Telegraph and Telephone Corp filed Critical Hitachi Ltd
Priority to JP20015881A priority Critical patent/JPS58101360A/ja
Publication of JPS58101360A publication Critical patent/JPS58101360A/ja
Publication of JPS6326421B2 publication Critical patent/JPS6326421B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP20015881A 1981-12-14 1981-12-14 デ−タ処理装置 Granted JPS58101360A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP20015881A JPS58101360A (ja) 1981-12-14 1981-12-14 デ−タ処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP20015881A JPS58101360A (ja) 1981-12-14 1981-12-14 デ−タ処理装置

Publications (2)

Publication Number Publication Date
JPS58101360A JPS58101360A (ja) 1983-06-16
JPS6326421B2 true JPS6326421B2 (US07576130-20090818-C00114.png) 1988-05-30

Family

ID=16419748

Family Applications (1)

Application Number Title Priority Date Filing Date
JP20015881A Granted JPS58101360A (ja) 1981-12-14 1981-12-14 デ−タ処理装置

Country Status (1)

Country Link
JP (1) JPS58101360A (US07576130-20090818-C00114.png)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02100867U (US07576130-20090818-C00114.png) * 1989-01-31 1990-08-10

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58121468A (ja) * 1982-01-13 1983-07-19 Matsushita Electric Ind Co Ltd マルチプロセツサ装置
JPS6081648A (ja) * 1983-10-11 1985-05-09 Nippon Telegr & Teleph Corp <Ntt> 情報処理装置
JPH07120343B2 (ja) * 1989-06-15 1995-12-20 日本電気株式会社 マルチプロセッサシステム

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55153021A (en) * 1979-05-16 1980-11-28 Hitachi Ltd Data transfer system of multiprocessor system
JPS57152066A (en) * 1981-03-16 1982-09-20 Tokyo Electric Co Ltd Opu communication system in multi-opu system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55153021A (en) * 1979-05-16 1980-11-28 Hitachi Ltd Data transfer system of multiprocessor system
JPS57152066A (en) * 1981-03-16 1982-09-20 Tokyo Electric Co Ltd Opu communication system in multi-opu system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02100867U (US07576130-20090818-C00114.png) * 1989-01-31 1990-08-10

Also Published As

Publication number Publication date
JPS58101360A (ja) 1983-06-16

Similar Documents

Publication Publication Date Title
US4580246A (en) Write protection circuit and method for a control register
US5175831A (en) System register initialization technique employing a non-volatile/read only memory
US5872940A (en) Programmable read/write access signal and method therefor
JPS6326421B2 (US07576130-20090818-C00114.png)
JPS57135500A (en) Data memory protecting circuit
JPS633351B2 (US07576130-20090818-C00114.png)
JPS57117056A (en) Microcomputer device
JPS56118165A (en) Processor of video information
JP2646807B2 (ja) マルチポートメモリ
JPS6020779B2 (ja) 複合形電子計算機システム
JPH0344333B2 (US07576130-20090818-C00114.png)
JPS6232832B2 (US07576130-20090818-C00114.png)
SU1156080A1 (ru) Двухпортовое устройство сопр жени в вычислительной системе
JPS603049A (ja) バスインタ−フエ−ス装置
JPS575143A (en) Communicating method of multimicroprocessor system
SU1674141A1 (ru) Устройство дл сопр жени двух микроЭВМ с общей пам тью
JP2680013B2 (ja) プログラマブルコントローラの外部入出力制御回路
JPH02136921A (ja) レジスタアクセス方式
JPH0214741B2 (US07576130-20090818-C00114.png)
JPS5979366A (ja) Ｃｐｕボ−ド
JPS6240747B2 (US07576130-20090818-C00114.png)
JPS5856891B2 (ja) 情報処理システム
JPS5769593A (en) Write-in device of read only memory
JPS6142986B2 (US07576130-20090818-C00114.png)
JPS62137492U (US07576130-20090818-C00114.png)