JPS57152066A - Opu communication system in multi-opu system - Google Patents
Opu communication system in multi-opu systemInfo
- Publication number
- JPS57152066A JPS57152066A JP56037683A JP3768381A JPS57152066A JP S57152066 A JPS57152066 A JP S57152066A JP 56037683 A JP56037683 A JP 56037683A JP 3768381 A JP3768381 A JP 3768381A JP S57152066 A JPS57152066 A JP S57152066A
- Authority
- JP
- Japan
- Prior art keywords
- cpus
- opu
- interruption
- semaphore
- cpu2
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/167—Interprocessor communication using a common memory, e.g. mailbox
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
Abstract
PURPOSE:To achieve high speed message transmission between CPUs, by making the most of a semaphore processor in a common memory and improving a connection of an interruption line between CPUs. CONSTITUTION:Interruption signal lines 6-1 and 6-2 are provided mutually between CPUs 2-1 and 2-2. The CPU2-2 directly receives an interruption signal transmitted from one CPU, e.g., the CPU2-1. The message and semaphore preset in a common memory 1 are discriminated by starting a semaphore device for interruption. Further, the message transmission between the CPUs 2-1 and 2-2 is achieved in high speed, by improving the connection of the interruption lines between the CPUs.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56037683A JPS57152066A (en) | 1981-03-16 | 1981-03-16 | Opu communication system in multi-opu system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56037683A JPS57152066A (en) | 1981-03-16 | 1981-03-16 | Opu communication system in multi-opu system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57152066A true JPS57152066A (en) | 1982-09-20 |
Family
ID=12504390
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56037683A Pending JPS57152066A (en) | 1981-03-16 | 1981-03-16 | Opu communication system in multi-opu system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57152066A (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58101360A (en) * | 1981-12-14 | 1983-06-16 | Hitachi Ltd | Data processor |
JPS59205663A (en) * | 1983-05-07 | 1984-11-21 | Hitachi Ltd | Sequence controller having computer process mode |
JPS60197551A (en) * | 1984-03-16 | 1985-10-07 | Omron Tateisi Electronics Co | Paper pay-out control device |
JPS60229162A (en) * | 1984-04-27 | 1985-11-14 | Hitachi Ltd | Control system of multiprocessor |
JPS60237566A (en) * | 1984-05-10 | 1985-11-26 | Oki Electric Ind Co Ltd | Interprocessor communication system |
JPS62295165A (en) * | 1987-05-29 | 1987-12-22 | Nec Corp | Multiport ram |
JPS6478358A (en) * | 1987-09-19 | 1989-03-23 | Canon Kk | Data communication system |
JPH06202883A (en) * | 1992-09-24 | 1994-07-22 | American Teleph & Telegr Co <Att> | Equipment for communication between processes and method therefor |
-
1981
- 1981-03-16 JP JP56037683A patent/JPS57152066A/en active Pending
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58101360A (en) * | 1981-12-14 | 1983-06-16 | Hitachi Ltd | Data processor |
JPS6326421B2 (en) * | 1981-12-14 | 1988-05-30 | Hitachi Seisakusho Kk | |
JPS59205663A (en) * | 1983-05-07 | 1984-11-21 | Hitachi Ltd | Sequence controller having computer process mode |
JPS60197551A (en) * | 1984-03-16 | 1985-10-07 | Omron Tateisi Electronics Co | Paper pay-out control device |
JPS60229162A (en) * | 1984-04-27 | 1985-11-14 | Hitachi Ltd | Control system of multiprocessor |
JPS60237566A (en) * | 1984-05-10 | 1985-11-26 | Oki Electric Ind Co Ltd | Interprocessor communication system |
JPH0522939B2 (en) * | 1984-05-10 | 1993-03-31 | Oki Electric Ind Co Ltd | |
JPS62295165A (en) * | 1987-05-29 | 1987-12-22 | Nec Corp | Multiport ram |
JPS6478358A (en) * | 1987-09-19 | 1989-03-23 | Canon Kk | Data communication system |
JPH06202883A (en) * | 1992-09-24 | 1994-07-22 | American Teleph & Telegr Co <Att> | Equipment for communication between processes and method therefor |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES8201379A1 (en) | Rapid message transmission system between computers | |
JPS57152066A (en) | Opu communication system in multi-opu system | |
JPS52130219A (en) | Transmission control system for call signal | |
JPS5622160A (en) | Data processing system having additional processor | |
JPS5375818A (en) | Signal transmission device | |
JPS5441602A (en) | Loop type data delivery system | |
EP0183486A3 (en) | Microprocessor interface device for use in a telecommunications system | |
JPS5333011A (en) | Information processing console unit | |
JPS57183154A (en) | Multispeed transmission system | |
JPS57125425A (en) | System for information transmission | |
JPS5423438A (en) | Terminal connection system | |
JPS5537635A (en) | Message transmitter | |
JPS5723132A (en) | Acquisition system for priority right of interruption | |
JPS57141735A (en) | Interruption controlling system | |
JPS5646351A (en) | Serial interface device | |
JPS53101245A (en) | Interruption processor | |
JPS52149042A (en) | Power throw-in detection system for terminal | |
JPS5752933A (en) | Input and output control system | |
JPS55117368A (en) | Automatic telephone exchange | |
JPS5650426A (en) | Data transmission unit | |
JPS5642830A (en) | Priority interruption control system for data processor | |
JPS52106242A (en) | Character multiple communication system | |
JPS52120709A (en) | Common line signal system | |
JPS5293206A (en) | Data transmission system | |
JPS57147749A (en) | Picture data transfer device |