JPS57141735A - Interruption controlling system - Google Patents

Interruption controlling system

Info

Publication number
JPS57141735A
JPS57141735A JP56027516A JP2751681A JPS57141735A JP S57141735 A JPS57141735 A JP S57141735A JP 56027516 A JP56027516 A JP 56027516A JP 2751681 A JP2751681 A JP 2751681A JP S57141735 A JPS57141735 A JP S57141735A
Authority
JP
Japan
Prior art keywords
interruption
cause
interrupting
nonprocessing
detected
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56027516A
Other languages
Japanese (ja)
Other versions
JPS618981B2 (en
Inventor
Mikio Kuwata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP56027516A priority Critical patent/JPS57141735A/en
Publication of JPS57141735A publication Critical patent/JPS57141735A/en
Publication of JPS618981B2 publication Critical patent/JPS618981B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt

Abstract

PURPOSE:To achieve efficient interruption, by transmitting an interrupting request to all CPUs by generation of cause to the interruption, performing interrupting operation in response to the reception of the interruption and avoiding the transmission of a cancellation signal if no interruption cause of nonprocessing is detected. CONSTITUTION:Interrupting causes produced on interface signal lines a1-an are inputted to an interruption cause detecting circuit 100, and the interrupting cause is detected and the presence and the absence of nonprocessing interruption cause are detected at a nonprocessing interruption cause detecting circuit 200. The interrupting request instruction to all CPUs is transmitted to an interface circuit 400 through the instruction of a microprogram. An interruption permitting signal from one CPU is transmitted to a control circuit 300 through an reverse path and the interrupting operation by the microprogram is executed. If the presence of nonprocessing cause is not detected at the circuit 200, the cancellation signal to the CPUs which are not selected can not be transmitted and the interruption by the microprogram can be made.
JP56027516A 1981-02-26 1981-02-26 Interruption controlling system Granted JPS57141735A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56027516A JPS57141735A (en) 1981-02-26 1981-02-26 Interruption controlling system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56027516A JPS57141735A (en) 1981-02-26 1981-02-26 Interruption controlling system

Publications (2)

Publication Number Publication Date
JPS57141735A true JPS57141735A (en) 1982-09-02
JPS618981B2 JPS618981B2 (en) 1986-03-19

Family

ID=12223285

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56027516A Granted JPS57141735A (en) 1981-02-26 1981-02-26 Interruption controlling system

Country Status (1)

Country Link
JP (1) JPS57141735A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03210655A (en) * 1990-01-16 1991-09-13 Mitsubishi Electric Corp Distributed control processor

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01140572A (en) * 1987-07-02 1989-06-01 Amp Inc Shield cable termination and connector for it

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03210655A (en) * 1990-01-16 1991-09-13 Mitsubishi Electric Corp Distributed control processor

Also Published As

Publication number Publication date
JPS618981B2 (en) 1986-03-19

Similar Documents

Publication Publication Date Title
JPS57141735A (en) Interruption controlling system
JPS57212549A (en) Information processing device
JPS57173245A (en) Data transmission system
JPS5693496A (en) Fault detection system of electronic exchange
JPS56121167A (en) Data processing equipment
JPS56152038A (en) Data transfer processor
JPS5752933A (en) Input and output control system
JPS57106936A (en) Interface controlling system
JPS57150058A (en) Information processing system
JPS57185524A (en) Remote power supply controlling system
JPS57174721A (en) Power supply controller
JPS5785125A (en) Information processor
JPS569847A (en) Instruction retry processing control system
JPS5534780A (en) Priority decision device
JPS5333011A (en) Information processing console unit
JPS5461846A (en) Data input processing system
JPS5771031A (en) Direct memory access coupling circuit
JPS56121124A (en) Bus control system
JPS5714931A (en) Interruption controlling system
JPS5580140A (en) Inter-channel communication system
JPS5422135A (en) Command chanin process system
JPS57105021A (en) Input/output device
KR920014026A (en) Interface method for signal processing of up and down structure in exchange system
JPS56153423A (en) Interdevice communication system
JPS57211639A (en) Remote supervisory and controlling device