JPS63245518A - 除算演算装置 - Google Patents
除算演算装置Info
- Publication number
- JPS63245518A JPS63245518A JP62079158A JP7915887A JPS63245518A JP S63245518 A JPS63245518 A JP S63245518A JP 62079158 A JP62079158 A JP 62079158A JP 7915887 A JP7915887 A JP 7915887A JP S63245518 A JPS63245518 A JP S63245518A
- Authority
- JP
- Japan
- Prior art keywords
- register
- division
- bit
- arithmetic device
- alu
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
- 
        - G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/40—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using contact-making devices, e.g. electromagnetic relay
- G06F7/44—Multiplying; Dividing
 
- 
        - G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/52—Multiplying; Dividing
- G06F7/535—Dividing only
 
- 
        - G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/535—Indexing scheme relating to groups G06F7/535 - G06F7/5375
- G06F2207/5352—Non-restoring division not covered by G06F7/5375
 
- 
        - G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/499—Denomination or exception handling, e.g. rounding or overflow
- G06F7/49905—Exception handling
- G06F7/4991—Overflow or underflow
 
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Electromagnetism (AREA)
- Executing Machine-Instructions (AREA)
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title | 
|---|---|---|---|
| JP62079158A JPS63245518A (ja) | 1987-03-31 | 1987-03-31 | 除算演算装置 | 
| US07/167,173 US4891780A (en) | 1987-03-31 | 1988-03-11 | Divisional operation system for obtaining a quotient by repeated subtraction and shift operations | 
| KR1019880003423A KR950006580B1 (ko) | 1987-03-31 | 1988-03-29 | 나눗셈연산장치 | 
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title | 
|---|---|---|---|
| JP62079158A JPS63245518A (ja) | 1987-03-31 | 1987-03-31 | 除算演算装置 | 
Publications (2)
| Publication Number | Publication Date | 
|---|---|
| JPS63245518A true JPS63245518A (ja) | 1988-10-12 | 
| JPH0477338B2 JPH0477338B2 (OSRAM) | 1992-12-08 | 
Family
ID=13682148
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date | 
|---|---|---|---|
| JP62079158A Granted JPS63245518A (ja) | 1987-03-31 | 1987-03-31 | 除算演算装置 | 
Country Status (3)
| Country | Link | 
|---|---|
| US (1) | US4891780A (OSRAM) | 
| JP (1) | JPS63245518A (OSRAM) | 
| KR (1) | KR950006580B1 (OSRAM) | 
Families Citing this family (17)
| Publication number | Priority date | Publication date | Assignee | Title | 
|---|---|---|---|---|
| US5097435A (en) * | 1988-12-24 | 1992-03-17 | Kabushiki Kaisha Toshiba | High speed dividing apparatus | 
| JPH02194430A (ja) * | 1989-01-24 | 1990-08-01 | Oki Electric Ind Co Ltd | 除算器 | 
| JPH0797313B2 (ja) * | 1989-08-30 | 1995-10-18 | 株式会社東芝 | 計算機及びこの計算機に用いられる演算方法 | 
| KR920006322B1 (ko) * | 1990-04-03 | 1992-08-03 | 정호선 | 나눗셈기 | 
| KR920009092B1 (ko) * | 1990-04-03 | 1992-10-13 | 정호선 | 나눗셈기 회로 | 
| US5317531A (en) * | 1992-04-02 | 1994-05-31 | Intel Corporation | Apparatus for reducing the size of an arithmetic and logic unit necessary to practice non-restore division | 
| US5341322A (en) * | 1992-05-11 | 1994-08-23 | Teknekron Communications Systems, Inc. | Bit level pipeline divide circuit and method therefor | 
| US6173305B1 (en) | 1993-11-30 | 2001-01-09 | Texas Instruments Incorporated | Division by iteration employing subtraction and conditional source selection of a prior difference or a left shifted remainder | 
| US5644524A (en) * | 1993-11-30 | 1997-07-01 | Texas Instruments Incorporated | Iterative division apparatus, system and method employing left most one's detection and left most one's detection with exclusive or | 
| US5442581A (en) * | 1993-11-30 | 1995-08-15 | Texas Instruments Incorporated | Iterative division apparatus, system and method forming plural quotient bits per iteration | 
| US7516172B1 (en) * | 1994-01-26 | 2009-04-07 | United Microelectronics Corp. | Method for finding quotient in a digital system | 
| US5517439A (en) * | 1994-02-14 | 1996-05-14 | Matsushita Electric Industrial Co., Ltd. | Arithmetic unit for executing division | 
| US5574677A (en) * | 1994-11-23 | 1996-11-12 | Exponential Technology, Inc. | Adaptive non-restoring integer divide apparatus with integrated overflow detect | 
| GB2343274B (en) * | 1995-10-31 | 2000-06-14 | Samsung Electronics Co Ltd | Method of performing parallel processing divisions | 
| US6125380A (en) * | 1998-04-13 | 2000-09-26 | Winbond Electronics Corporation | Dividing method | 
| FR2827683B1 (fr) * | 2001-07-17 | 2005-03-18 | St Microelectronics Sa | Procede de division de valeurs numeriques | 
| NZ524378A (en) * | 2003-02-24 | 2004-12-24 | Tait Electronics Ltd | Binary shift and subtract divider for phase lock loops | 
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title | 
|---|---|---|---|---|
| US4466077A (en) * | 1981-09-25 | 1984-08-14 | International Business Machines Corporation | Method and apparatus for division employing associative memory | 
| JPS60101640A (ja) * | 1983-11-07 | 1985-06-05 | Hitachi Ltd | 10進除算装置 | 
- 
        1987
        - 1987-03-31 JP JP62079158A patent/JPS63245518A/ja active Granted
 
- 
        1988
        - 1988-03-11 US US07/167,173 patent/US4891780A/en not_active Expired - Lifetime
- 1988-03-29 KR KR1019880003423A patent/KR950006580B1/ko not_active Expired - Fee Related
 
Also Published As
| Publication number | Publication date | 
|---|---|
| US4891780A (en) | 1990-01-02 | 
| KR890015121A (ko) | 1989-10-28 | 
| JPH0477338B2 (OSRAM) | 1992-12-08 | 
| KR950006580B1 (ko) | 1995-06-19 | 
Similar Documents
| Publication | Publication Date | Title | 
|---|---|---|
| JPS63245518A (ja) | 除算演算装置 | |
| US4941120A (en) | Floating point normalization and rounding prediction circuit | |
| JP3418460B2 (ja) | 倍精度除算回路および方法 | |
| JPH07210369A (ja) | 並列加算および平均演算を行うための回路およびその方法 | |
| EP0310701B1 (en) | BCD arithmetic using binary arithmetic and logical operations | |
| EP0201833A2 (en) | Instruction processor | |
| JPS5838811B2 (ja) | マルメソウチ | |
| JPH05250146A (ja) | 整数累乗処理を行なうための回路及び方法 | |
| US6519621B1 (en) | Arithmetic circuit for accumulative operation | |
| JPH0317132B2 (OSRAM) | ||
| JP3271120B2 (ja) | 2進数を高速乗算する装置 | |
| US5317531A (en) | Apparatus for reducing the size of an arithmetic and logic unit necessary to practice non-restore division | |
| JPH02194430A (ja) | 除算器 | |
| JP2579321B2 (ja) | バイナリ処理装置 | |
| EP0276856B1 (en) | Trigonometric function preprocessing system | |
| JPS58129653A (ja) | 乗算方式 | |
| JP2664750B2 (ja) | 演算装置及び演算処理方法 | |
| JPS6259828B2 (OSRAM) | ||
| JPS5860354A (ja) | 乗算装置 | |
| JPS61224036A (ja) | 演算装置 | |
| JP2995721B2 (ja) | 除算装置および除算方法 | |
| JPH01237831A (ja) | 除算装置 | |
| JPH01233520A (ja) | 高基数非回復型除算装置 | |
| JPH02230320A (ja) | データ処理装置 | |
| JPH01304535A (ja) | 除算装置 |