JPS6324433A - 装置アドレス検出方式 - Google Patents

装置アドレス検出方式

Info

Publication number
JPS6324433A
JPS6324433A JP16850786A JP16850786A JPS6324433A JP S6324433 A JPS6324433 A JP S6324433A JP 16850786 A JP16850786 A JP 16850786A JP 16850786 A JP16850786 A JP 16850786A JP S6324433 A JPS6324433 A JP S6324433A
Authority
JP
Japan
Prior art keywords
device address
addresses
address
input
bit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP16850786A
Other languages
English (en)
Japanese (ja)
Other versions
JPH054707B2 (https=
Inventor
Toshiyuki Ono
小野　敏之
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP16850786A priority Critical patent/JPS6324433A/ja
Publication of JPS6324433A publication Critical patent/JPS6324433A/ja
Publication of JPH054707B2 publication Critical patent/JPH054707B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0646—Configuration or reconfiguration
    • G06F12/0653—Configuration or reconfiguration with centralised address assignment
    • G06F12/0661—Configuration or reconfiguration with centralised address assignment and decentralised selection

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP16850786A 1986-07-17 1986-07-17 装置アドレス検出方式 Granted JPS6324433A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16850786A JPS6324433A (ja) 1986-07-17 1986-07-17 装置アドレス検出方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16850786A JPS6324433A (ja) 1986-07-17 1986-07-17 装置アドレス検出方式

Publications (2)

Publication Number Publication Date
JPS6324433A true JPS6324433A (ja) 1988-02-01
JPH054707B2 JPH054707B2 (https=) 1993-01-20

Family

ID=15869336

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16850786A Granted JPS6324433A (ja) 1986-07-17 1986-07-17 装置アドレス検出方式

Country Status (1)

Country Link
JP (1) JPS6324433A (https=)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0722753B2 (ja) * 1989-06-19 1995-03-15 ヴェデコ・ウンヴェルトテクノロジー・ヴァッサー―ボーデン―ルフト・ゲーエムベーハー 有害物質で汚染された液体の処理方法及び装置

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59215150A (ja) * 1983-05-23 1984-12-05 Toshiba Corp デ−タ伝送装置
JPS6162961A (ja) * 1984-09-04 1986-03-31 Toshiba Corp 入出力機器

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59215150A (ja) * 1983-05-23 1984-12-05 Toshiba Corp デ−タ伝送装置
JPS6162961A (ja) * 1984-09-04 1986-03-31 Toshiba Corp 入出力機器

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0722753B2 (ja) * 1989-06-19 1995-03-15 ヴェデコ・ウンヴェルトテクノロジー・ヴァッサー―ボーデン―ルフト・ゲーエムベーハー 有害物質で汚染された液体の処理方法及び装置

Also Published As

Publication number Publication date
JPH054707B2 (https=) 1993-01-20

Similar Documents

Publication Publication Date Title
US6078977A (en) Hierarchical bus structure access system
JPH0248747A (ja) マイクロプロセツサ
US11915125B2 (en) Arithmetic devices for neural network
JPS6324433A (ja) 装置アドレス検出方式
US5960456A (en) Method and apparatus for providing a readable and writable cache tag memory
JPH0291744A (ja) キャッシュメモリシステム
JPS6022777B2 (ja) デ−タ転送方式
JPS5933551A (ja) オペランド重複検出回路
TW202526701A (zh) 控制晶片、儲存電路及保護方法
JPS623360A (ja) 情報処理装置
JPS635432A (ja) マイクロプロセツサ
JPS5960791A (ja) バブルメモリのバンクスイツチ方式
JPH0449446A (ja) 複数キャッシュ制御方式
JPH03269743A (ja) 高信頼性キャッシュ制御方式
JPH0395649A (ja) キャッシュ装置
JPH03218547A (ja) 半導体記憶装置
JPH05108486A (ja) キヤツシユ・メモリの制御方式
JPH0795270B2 (ja) 情報処理装置
JPS6175441A (ja) アドレス履歴記憶装置
JPS61221845A (ja) バツフアメモリ無効化アドレス生成方式
JP2007305021A (ja) 半導体記憶装置とその読み出し方法
JPS5847785B2 (ja) バツフア−記憶制御方式
JPH03144749A (ja) アドレス変換バッファ制御方式
JPH05100999A (ja) マイクロプロセツサのバスサイジング方式
JPS58182180A (ja) バツフア記憶装置

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees