JPH054707B2 - - Google Patents

Info

Publication number
JPH054707B2
JPH054707B2 JP61168507A JP16850786A JPH054707B2 JP H054707 B2 JPH054707 B2 JP H054707B2 JP 61168507 A JP61168507 A JP 61168507A JP 16850786 A JP16850786 A JP 16850786A JP H054707 B2 JPH054707 B2 JP H054707B2
Authority
JP
Japan
Prior art keywords
address
input
addresses
bit
setting means
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP61168507A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6324433A (ja
Inventor
Toshuki Ono
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP16850786A priority Critical patent/JPS6324433A/ja
Publication of JPS6324433A publication Critical patent/JPS6324433A/ja
Publication of JPH054707B2 publication Critical patent/JPH054707B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0646—Configuration or reconfiguration
    • G06F12/0653—Configuration or reconfiguration with centralised address assignment
    • G06F12/0661—Configuration or reconfiguration with centralised address assignment and decentralised selection

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP16850786A 1986-07-17 1986-07-17 装置アドレス検出方式 Granted JPS6324433A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16850786A JPS6324433A (ja) 1986-07-17 1986-07-17 装置アドレス検出方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16850786A JPS6324433A (ja) 1986-07-17 1986-07-17 装置アドレス検出方式

Publications (2)

Publication Number Publication Date
JPS6324433A JPS6324433A (ja) 1988-02-01
JPH054707B2 true JPH054707B2 (https=) 1993-01-20

Family

ID=15869336

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16850786A Granted JPS6324433A (ja) 1986-07-17 1986-07-17 装置アドレス検出方式

Country Status (1)

Country Link
JP (1) JPS6324433A (https=)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3919885C2 (de) * 1989-06-19 1994-06-30 Wedeco Umwelttechnologien Wass Verfahren und Anlage zur Behandlung von mit schwer abbaubaren Schadstoffen belasteten wässrigen Flüssigkeiten

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59215150A (ja) * 1983-05-23 1984-12-05 Toshiba Corp デ−タ伝送装置
JPS6162961A (ja) * 1984-09-04 1986-03-31 Toshiba Corp 入出力機器

Also Published As

Publication number Publication date
JPS6324433A (ja) 1988-02-01

Similar Documents

Publication Publication Date Title
US7171526B2 (en) Memory controller useable in a data processing system
US5790814A (en) Technique for supporting semi-compliant PCI devices behind a PCI-to-PCI bridge
KR100420706B1 (ko) 가변폭버스의동시적인액세스를이용하는다중프로세서시스템에서ｉ/ｏ제어를위한방법및시스템
US6754793B2 (en) Method for flashing ESCD and variables into a ROM
US6078977A (en) Hierarchical bus structure access system
US5623697A (en) Bridge between two buses of a computer system with a direct memory access controller having a high address extension and a high count extension
JPH0345407B2 (https=)
KR910006856A (ko) 어드레스 레지스터를 이용하여 동적으로 버스제어를 실행하는 마이크로컴퓨터
WO1987006370A1 (fr) Procede de commande d'interruption dans un systeme multiprocesseur
JPH0260012B2 (https=)
US6199138B1 (en) Controlling a paging policy based on a requestor characteristic
JPH054707B2 (https=)
US5408612A (en) Microprocessor system for selectively accessing a processor internal register when the processor has control of the bus and partial address identifying the register
US5960456A (en) Method and apparatus for providing a readable and writable cache tag memory
JPH0154735B2 (https=)
JPH07114496A (ja) 共有メモリ制御回路
JP3525771B2 (ja) バス・スヌープ制御回路
JP2853736B2 (ja) クラスタ番号変換回路
JPH02294751A (ja) キヤツシユメモリ制御装置
JPS58201157A (ja) バンクメモリの制御回路
JPH08147262A (ja) マイクロプロセッサ
JPH0315958A (ja) キャッシュメモリシステム
JPH03116345A (ja) データ処理装置
JPS59189460A (ja) 外部記憶装置の書込み制御方式
JPS59139427A (ja) 情報処理装置

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees