JPS6323661B2 - - Google Patents
Info
- Publication number
- JPS6323661B2 JPS6323661B2 JP542279A JP542279A JPS6323661B2 JP S6323661 B2 JPS6323661 B2 JP S6323661B2 JP 542279 A JP542279 A JP 542279A JP 542279 A JP542279 A JP 542279A JP S6323661 B2 JPS6323661 B2 JP S6323661B2
- Authority
- JP
- Japan
- Prior art keywords
- groove
- substrate
- solder
- region
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000004065 semiconductor Substances 0.000 claims description 16
- 229910000679 solder Inorganic materials 0.000 claims description 13
- 229910052751 metal Inorganic materials 0.000 claims description 10
- 239000002184 metal Substances 0.000 claims description 10
- 239000000758 substrate Substances 0.000 claims description 9
- 238000004519 manufacturing process Methods 0.000 claims description 5
- 238000005476 soldering Methods 0.000 claims description 5
- 239000011248 coating agent Substances 0.000 claims description 3
- 238000000576 coating method Methods 0.000 claims description 3
- 238000007747 plating Methods 0.000 description 10
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 8
- 229910052709 silver Inorganic materials 0.000 description 8
- 239000004332 silver Substances 0.000 description 8
- 238000000034 method Methods 0.000 description 4
- 238000007796 conventional method Methods 0.000 description 3
- 238000004080 punching Methods 0.000 description 2
- 238000002845 discoloration Methods 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49579—Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
- H01L23/49582—Metallic layers on lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
- H01L2224/26152—Auxiliary members for layer connectors, e.g. spacers being formed on an item to be connected not being a semiconductor or solid-state body
- H01L2224/26175—Flow barriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/27011—Involving a permanent auxiliary member, i.e. a member which is left at least partly in the finished device, e.g. coating, dummy feature
- H01L2224/27013—Involving a permanent auxiliary member, i.e. a member which is left at least partly in the finished device, e.g. coating, dummy feature for holding or confining the layer connector, e.g. solder flow barrier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/83009—Pre-treatment of the layer connector or the bonding area
- H01L2224/83051—Forming additional members, e.g. dam structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/83385—Shape, e.g. interlocking features
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/83399—Material
- H01L2224/834—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/83438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/83439—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
- H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/85438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/85439—Silver (Ag) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19107—Disposition of discrete passive components off-chip wires
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Die Bonding (AREA)
- Lead Frames For Integrated Circuits (AREA)
- Wire Bonding (AREA)
Description
【発明の詳細な説明】
この発明は、半導体装置用基板すなわち一般に
リードフレームと称される半導体装置組立部品の
ダイパツド部の製造方法に関するものである。
リードフレームと称される半導体装置組立部品の
ダイパツド部の製造方法に関するものである。
銀メツキを施したダイパツド部に半導体素子を
半田付けすると共に、上記ダイパツト部の上記半
導体素子に隣接した領域にワイヤボンデイングを
行う必要性のある半導体装置が多くある。
半田付けすると共に、上記ダイパツト部の上記半
導体素子に隣接した領域にワイヤボンデイングを
行う必要性のある半導体装置が多くある。
ところが、上記ダイパツド部の上記半田付けと
ワイヤボンデイングを行う面が平面であると、上
記半田付け時に溶融した半田がワイヤボンデイン
グ領域に流れ出し、ワイヤボンデイングができな
い場合がある。
ワイヤボンデイングを行う面が平面であると、上
記半田付け時に溶融した半田がワイヤボンデイン
グ領域に流れ出し、ワイヤボンデイングができな
い場合がある。
そこで、この半田の流れ出しを防止するため
に、次のような方法が実施されていた。パンチン
グ成形によつてダイパツド部1とリード部2を有
するリードフレームを形成する時に、第1図に示
すように、上記ダイパツド部1の半導体素子半田
付け領域11とワイヤボンデイング領域12間に
コイニング溝3を形成した後、第2図に示すよう
に、これに銀メツキ4を一様な厚さに施してリー
ドフレームを完成させる。
に、次のような方法が実施されていた。パンチン
グ成形によつてダイパツド部1とリード部2を有
するリードフレームを形成する時に、第1図に示
すように、上記ダイパツド部1の半導体素子半田
付け領域11とワイヤボンデイング領域12間に
コイニング溝3を形成した後、第2図に示すよう
に、これに銀メツキ4を一様な厚さに施してリー
ドフレームを完成させる。
その後、半田5によつて半導体素子6を固着し
た後、金線などの金属細線7をボンデイングす
る。
た後、金線などの金属細線7をボンデイングす
る。
この従来の方法によるときは、銀メツキ4の表
面状態が平滑であれば、流れ出した半田は溝3上
に形成された銀メツキ4面の溝に貯まるので、ワ
イヤボンデイングに何ら支障を来たすことはな
い。
面状態が平滑であれば、流れ出した半田は溝3上
に形成された銀メツキ4面の溝に貯まるので、ワ
イヤボンデイングに何ら支障を来たすことはな
い。
しかし、銀メツキ4の表面状態が悪く、小さな
凹凸があるいわゆるメツキヤケの状態になると、
銀メツキ4の表面を半田5がにじみ出し、第2図
に示すように、溝3上に形成された銀メツキ4面
の溝を越えてボンデイング領域12に達してしま
うため、依然としてワイヤボンデイングができな
い場合があつた。もちろん、銀メツキ4の表面状
態を平滑にすればかかる問題は発生しないわけで
あるが、表面状態を精度よくコントロールしてメ
ツキすることは、実際上困難である。
凹凸があるいわゆるメツキヤケの状態になると、
銀メツキ4の表面を半田5がにじみ出し、第2図
に示すように、溝3上に形成された銀メツキ4面
の溝を越えてボンデイング領域12に達してしま
うため、依然としてワイヤボンデイングができな
い場合があつた。もちろん、銀メツキ4の表面状
態を平滑にすればかかる問題は発生しないわけで
あるが、表面状態を精度よくコントロールしてメ
ツキすることは、実際上困難である。
この発明はこのような点に鑑みてなされたもの
で、半田濡れ性およびボンデイング性のよい金属
被膜を形成した後、この金属被膜面に表面が平滑
な溝を形成することにより、上記従来の欠点を解
消することができる半導体装置用基板の製造方法
を提供することを目的とする。
で、半田濡れ性およびボンデイング性のよい金属
被膜を形成した後、この金属被膜面に表面が平滑
な溝を形成することにより、上記従来の欠点を解
消することができる半導体装置用基板の製造方法
を提供することを目的とする。
以下、図を参照してこの発明の一実施例につい
て説明する。
て説明する。
先ず、例えばパンチング成形によつて、基板を
構成するダイパツド部1とリード部2を有するリ
ードフレームを形成した後、第3図aに示すよう
に、これに半田濡れ性およびワイヤボンデイング
性のよい金属被膜、例えば銀メツキ4を施し、次
いで、上記ダイパツド部1にコイニング加工を施
して、第3図bに示すように、半導体素子6を半
田付け領域11とワイヤボンデイング領域12間
の銀メツキ4面に、表面が平滑な溝8を形成す
る。このようにして、この発明による半導体装置
用基板が完成する。これを用いた半導体装置の組
立は、前述の従来方法と同一の方法により、その
組立完了状態を第4図に示す。図から明らかなよ
うに、溶融した半田5は溝8まで流れてくるが、
溝8の表面が平滑になつているので、半田5は溝
8からボンデイング領域12へにじみ出ることは
なく、溝8内に貯まる。従つて、ワイヤボンデイ
ングに何ら支障を来たすことはない。
構成するダイパツド部1とリード部2を有するリ
ードフレームを形成した後、第3図aに示すよう
に、これに半田濡れ性およびワイヤボンデイング
性のよい金属被膜、例えば銀メツキ4を施し、次
いで、上記ダイパツド部1にコイニング加工を施
して、第3図bに示すように、半導体素子6を半
田付け領域11とワイヤボンデイング領域12間
の銀メツキ4面に、表面が平滑な溝8を形成す
る。このようにして、この発明による半導体装置
用基板が完成する。これを用いた半導体装置の組
立は、前述の従来方法と同一の方法により、その
組立完了状態を第4図に示す。図から明らかなよ
うに、溶融した半田5は溝8まで流れてくるが、
溝8の表面が平滑になつているので、半田5は溝
8からボンデイング領域12へにじみ出ることは
なく、溝8内に貯まる。従つて、ワイヤボンデイ
ングに何ら支障を来たすことはない。
以上述べたように、この発明の製法によるもの
によれば、金属被膜の表面状態に何ら影響される
ことなく、ワイヤボンデイング領域への半田の付
着を確実に防止することができ、半導体装置の生
産性および信頼性を著しく向上することができ
る。
によれば、金属被膜の表面状態に何ら影響される
ことなく、ワイヤボンデイング領域への半田の付
着を確実に防止することができ、半導体装置の生
産性および信頼性を著しく向上することができ
る。
第1図および第2図は従来方法を示す断面図、
第3図はこの発明の一実施例を示す断面図、第4
図はこの発明による基板を用いた半導体装置の組
立状態を示す断面図である。 図において、1は基板、4は金属被膜、5は半
田、6は半導体素子、7は金属細線、8は溝、1
1は半田付け領域、12はワイヤボンデイング領
域である。なお、図中同一符号は同一または相当
部分を示す。
第3図はこの発明の一実施例を示す断面図、第4
図はこの発明による基板を用いた半導体装置の組
立状態を示す断面図である。 図において、1は基板、4は金属被膜、5は半
田、6は半導体素子、7は金属細線、8は溝、1
1は半田付け領域、12はワイヤボンデイング領
域である。なお、図中同一符号は同一または相当
部分を示す。
Claims (1)
- 【特許請求の範囲】 1 半導体素子を半田付けする領域と金属細線を
ボンデイングする領域を同一面に有する基板に半
田濡れ性およびボンデイング性のよい金属被膜を
形成した後、上記半田付け領域とボンデイング領
域間の上記金属被膜面に表面が平滑な溝を形成す
ることを特徴とする半導体装置用基板の製造方
法。 2 溝はコイニング加工によつて形成されること
を特徴とする特許請求の範囲第1項記載の半導体
装置用基板の製造方法。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP542279A JPS5596666A (en) | 1979-01-18 | 1979-01-18 | Method of fabricating semiconductor device substrate |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP542279A JPS5596666A (en) | 1979-01-18 | 1979-01-18 | Method of fabricating semiconductor device substrate |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5596666A JPS5596666A (en) | 1980-07-23 |
JPS6323661B2 true JPS6323661B2 (ja) | 1988-05-17 |
Family
ID=11610718
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP542279A Granted JPS5596666A (en) | 1979-01-18 | 1979-01-18 | Method of fabricating semiconductor device substrate |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5596666A (ja) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01128166U (ja) * | 1988-02-26 | 1989-09-01 | ||
JP2004071898A (ja) * | 2002-08-07 | 2004-03-04 | Sanyo Electric Co Ltd | 回路装置およびその製造方法 |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62178543U (ja) * | 1986-04-30 | 1987-11-12 | ||
JPS62178544U (ja) * | 1986-04-30 | 1987-11-12 | ||
TWI573235B (zh) | 2009-09-11 | 2017-03-01 | 羅姆股份有限公司 | 半導體裝置及其製造方法 |
WO2015079834A1 (ja) * | 2013-11-29 | 2015-06-04 | シャープ株式会社 | 半導体装置 |
-
1979
- 1979-01-18 JP JP542279A patent/JPS5596666A/ja active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01128166U (ja) * | 1988-02-26 | 1989-09-01 | ||
JP2004071898A (ja) * | 2002-08-07 | 2004-03-04 | Sanyo Electric Co Ltd | 回路装置およびその製造方法 |
Also Published As
Publication number | Publication date |
---|---|
JPS5596666A (en) | 1980-07-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100322825B1 (ko) | 반도체장치 | |
JPS61142750A (ja) | 絶縁基板 | |
JPS6323661B2 (ja) | ||
KR100250140B1 (ko) | 반도체 부품의 제조방법 | |
KR100226716B1 (ko) | 반도체 부품 및 그 제조방법 | |
JPS62198143A (ja) | リ−ドフレ−ム | |
JPH07147292A (ja) | 半導体装置の製造方法 | |
JPS624860B2 (ja) | ||
JP2927196B2 (ja) | チップ型電子部品及びその製造方法 | |
JPS6217857B2 (ja) | ||
JPH04148555A (ja) | リードフレーム、これを用いた半導体装置および半導体装置の実装方法 | |
JPH01137659A (ja) | リードフレーム及びその製造方法 | |
JPH0553310B2 (ja) | ||
KR20070015164A (ko) | 반도체 부품의 외장 팔라듐 도금 구조 및 반도체 장치의제조 방법 | |
JPS58123744A (ja) | リ−ドフレ−ム及び半導体装置の製造方法 | |
JPS5936953A (ja) | 半導体用リ−ドフレ−ム | |
JPS5890746A (ja) | リ−ドフレ−ム | |
JPH02125645A (ja) | リードフレームとその製造方法 | |
JPH0695558B2 (ja) | 電子部品 | |
JPH0684998A (ja) | 半導体装置 |