JPS63153672A - ハ−ドウエアシミユレ−タ - Google Patents
ハ−ドウエアシミユレ−タInfo
- Publication number
- JPS63153672A JPS63153672A JP61302523A JP30252386A JPS63153672A JP S63153672 A JPS63153672 A JP S63153672A JP 61302523 A JP61302523 A JP 61302523A JP 30252386 A JP30252386 A JP 30252386A JP S63153672 A JPS63153672 A JP S63153672A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- data
- signal line
- logic element
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000015654 memory Effects 0.000 claims abstract description 40
- 230000006870 function Effects 0.000 claims abstract description 15
- 239000011159 matrix material Substances 0.000 claims description 24
- 238000010586 diagram Methods 0.000 description 22
- 238000004088 simulation Methods 0.000 description 5
- 238000000034 method Methods 0.000 description 4
- 239000000872 buffer Substances 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 2
- 230000002457 bidirectional effect Effects 0.000 description 1
- 230000006386 memory function Effects 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 238000010618 wire wrap Methods 0.000 description 1
Landscapes
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61302523A JPS63153672A (ja) | 1986-12-17 | 1986-12-17 | ハ−ドウエアシミユレ−タ |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61302523A JPS63153672A (ja) | 1986-12-17 | 1986-12-17 | ハ−ドウエアシミユレ−タ |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS63153672A true JPS63153672A (ja) | 1988-06-27 |
JPH0575147B2 JPH0575147B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1993-10-19 |
Family
ID=17909986
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP61302523A Granted JPS63153672A (ja) | 1986-12-17 | 1986-12-17 | ハ−ドウエアシミユレ−タ |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS63153672A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH06348786A (ja) * | 1993-06-14 | 1994-12-22 | Nec Corp | 実チップボードの自動配線システム |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5916050A (ja) * | 1982-07-16 | 1984-01-27 | Nec Corp | ダイナミツクゲ−トアレイ |
-
1986
- 1986-12-17 JP JP61302523A patent/JPS63153672A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5916050A (ja) * | 1982-07-16 | 1984-01-27 | Nec Corp | ダイナミツクゲ−トアレイ |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH06348786A (ja) * | 1993-06-14 | 1994-12-22 | Nec Corp | 実チップボードの自動配線システム |
Also Published As
Publication number | Publication date |
---|---|
JPH0575147B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1993-10-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0713654B2 (ja) | ハードウェアシミュレータ | |
US5537295A (en) | Universal reconfigurable printed circuit board | |
JPS59175749A (ja) | ゲ−トアレイ集積回路デバイスの製造方法 | |
US4736338A (en) | Programmable look up system | |
JPS62264357A (ja) | 並列プロセツサ・アレイにおけるプロセツサ付加のシミユレ−シヨン方法 | |
JPS61198761A (ja) | 半導体集積回路 | |
JPH0613592A (ja) | Asic原型作製器 | |
JPH0586091B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
JPS586973B2 (ja) | メモリコテイバンチアクセスセイギヨホウシキ | |
GB2127191A (en) | Method of and device for the static testing of the connections and peripheral integrated circuits of a microprocessor-based system | |
JP2549601B2 (ja) | レジスタ制御回路 | |
JPS58205870A (ja) | 論理回路シミユレ−シヨン装置 | |
JPH08221164A (ja) | 試作支援装置、ic搭載用基板およびバス装置 | |
JPS63153672A (ja) | ハ−ドウエアシミユレ−タ | |
CN100353718C (zh) | 一种扩展i2c总线的系统及方法 | |
US4858175A (en) | Monolithic semi-custom IC having standard LSI sections and coupling gate array sections | |
US20020091507A1 (en) | Logic emulator with routing chip providing virtual full-crossbar interconnect | |
JPH0429158B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
JP2922963B2 (ja) | シーケンスコントローラ | |
JPS6349831A (ja) | 電子装置 | |
JPH0429425Y2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
JPS61198762A (ja) | 半導体集積回路 | |
JPH0677047B2 (ja) | 選択接続方法 | |
JPH01154279A (ja) | 半導体装置の製造方法 | |
JPH0989994A (ja) | メモリ回路 |