JPS63150945A - Package for integrated circuit - Google Patents

Package for integrated circuit

Info

Publication number
JPS63150945A
JPS63150945A JP29754886A JP29754886A JPS63150945A JP S63150945 A JPS63150945 A JP S63150945A JP 29754886 A JP29754886 A JP 29754886A JP 29754886 A JP29754886 A JP 29754886A JP S63150945 A JPS63150945 A JP S63150945A
Authority
JP
Japan
Prior art keywords
buffer
integrated circuit
alumina substrate
insulating plate
insulating board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP29754886A
Other languages
Japanese (ja)
Inventor
Hideo Arakawa
英夫 荒川
Satoru Ogiwara
荻原 覚
Tadao Kushima
九嶋 忠雄
Koichi Inoue
井上 広一
Yasutoshi Kurihara
保敏 栗原
Koichi Yamada
光一 山田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP29754886A priority Critical patent/JPS63150945A/en
Publication of JPS63150945A publication Critical patent/JPS63150945A/en
Pending legal-status Critical Current

Links

Landscapes

  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)

Abstract

PURPOSE:To promote the removal of a gas generated at the time of brazing heating, and to prevent the generation of a blowhole by forming a juction structure, in which a grooved Ag buffer is applied, in the brazing joining section of an SiC group insulating board and an alumina substrate. CONSTITUTION:Radiation fins 1 are fixed to an SiC insulating board 21 through a fitting 13. Input-output pins 4 set up to an alumina substrate 3 are conducted with pads 8. Leads 7 connect the pads 8 and a semiconductor element 6. A cap 5 protects the semiconductor element 6 from the outside. Cr metallized layers 10 are shaped to the SiC insulating board 21 as foundations, and Ni plating layers 9 are executed to the layers 10. The nickel plating layer 9 is executed to the alumina substrate 3, a grooved Ag buffer 12 is held as a thermal stress relaxing material, and the substrate 3 is joined with the insulating board 23 through silver solder layers 11. The discharge of a gas generated from the Ni plating layer 9 at the time of brazing heating is facilitated by grooves in the grooves Ag buffer 12. The removal of a gas generated from molten and solidified silver solder is also promoted through the grooves.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、集積回路パッケージに係り、特に、高信頼気
密に好適なアルミナ基板と炭化ケイ素系絶縁板の接合構
造に関する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to an integrated circuit package, and more particularly to a bonding structure between an alumina substrate and a silicon carbide insulating plate that is suitable for high reliability and airtightness.

〔従来の技術〕[Conventional technology]

従来の集積回路パッケージは、第2図に示される。第2
−1図は従来の平板状Agバッファを適用した集積回路
パッケージの断面概略図、第2−2図は第2−1図の部
分拡大断面図であり、符号1は放熱フィン、2は絶縁板
、Sはアルミナ基板、ムは入出力ピン、5はキャップ、
6は半導体素子、7はリード線、8はパッド、9はN1
めつき層、10はOrメタライズ層、11は銀ろう層、
12はAgバッファを意味する。第2−1図に示したよ
うに1半導体素子6に発生する熱を散逸するため半導体
素子を熱伝導性に優れた絶縁板2例えばBeO,810
に半田、ムu−8i 5 S 、りるいはAgペースト
等の接合層により固着し、かつ、絶縁板21C,接合層
を介し固着された放熱フィン1と、入出力ピン4を導通
するパッド8をもつアルミナ基板3と、そのパッドと半
導体を接続するリード線7及び半導体素子を外部から保
護するキャップ5から構成される装 近年、半導体素子の高密度、高速化に伴い、半導体素子
に発生する熱を有効に散逸させ、かつ半導体素子の機能
を維持するため、高気密封止でかつ冷熱サイクル等によ
る劣化がない高信頼のパッケージが要求されている。
A conventional integrated circuit package is shown in FIG. Second
Fig.-1 is a schematic cross-sectional view of an integrated circuit package to which a conventional flat Ag buffer is applied, and Fig.2-2 is a partially enlarged cross-sectional view of Fig.2-1, where 1 is a radiation fin, and 2 is an insulating plate. , S is the alumina board, M is the input/output pin, 5 is the cap,
6 is a semiconductor element, 7 is a lead wire, 8 is a pad, 9 is N1
plating layer, 10 is Or metallized layer, 11 is silver solder layer,
12 means Ag buffer. As shown in FIG. 2-1, 1 an insulating plate 2 with excellent thermal conductivity for dissipating the heat generated in the semiconductor element 6;
A pad 8 is fixed to the heat dissipating fin 1 with a bonding layer such as solder, mu-8i5S, Rirui or Ag paste, and connects the input/output pin 4 with the heat dissipating fin 1 which is fixed via the insulating plate 21C and the bonding layer. In recent years, as the density and speed of semiconductor devices have increased, problems have arisen in semiconductor devices. In order to effectively dissipate heat and maintain the functionality of semiconductor elements, there is a need for highly reliable packages that are highly hermetically sealed and do not deteriorate due to cooling/heating cycles.

すなわち、半導体素子の熱を有効に散逸させ、冷熱サイ
クル等による半導体素子のはく離が生じないためには、
絶縁板は、半導体素子B1の熱膨張係数&5X10″″
’/’Cに近似し、かつ熱伝導性が優れた材質が必要で
あり、その好適な材料として、熱膨張係数五5x1o−
’/℃、熱伝導率2,7W/帰℃の特性ともつSIC(
少量のBeO含有)が選ばれる。
In other words, in order to effectively dissipate the heat of the semiconductor element and prevent the semiconductor element from peeling off due to cooling/heating cycles, etc.
The insulating plate has a thermal expansion coefficient of semiconductor element B1 &5X10''''
A material with a coefficient of thermal expansion of 5x1o-
SIC (
containing a small amount of BeO) is selected.

他方、環境から保護し半導体素子の特性を維持するため
、アルミナ基板に接合されるキャップ並びに絶縁板は、
高気密にアルミナ基板と接合することが要求される。そ
のため、通常キャップは、アルミナ基板の熱膨張とほぼ
一致するコバールが用いられる。しかし、半導体素子と
熱膨張が近似する絶縁板E?10は、他方においてアル
ミナ基板の熱膨張係数6〜a x 1o−’/℃と異な
る。
On the other hand, the cap and insulating plate bonded to the alumina substrate are
It is required to bond to the alumina substrate in a highly airtight manner. For this reason, the cap is usually made of Kovar, which approximately matches the thermal expansion of the alumina substrate. However, the insulating plate E whose thermal expansion is similar to that of the semiconductor element? 10, on the other hand, differs from the thermal expansion coefficient of the alumina substrate, 6~ax 1o-'/°C.

その結果、直接接合すると、アルミナ又はSiOがろう
付けの際あるいは冷熱サイクルによシ、いずれかが破損
し気密性が損なわれる。そのため一般には、アルミナと
日1Cの間に、熱応力緩和材が適用される。
As a result, when directly bonded, either alumina or SiO is damaged during brazing or during cooling/heating cycles, resulting in loss of airtightness. Therefore, a thermal stress relief material is generally applied between the alumina and the 1C.

既に1アルミナ基板とSICの好適な接合構造として、
第2−1図に示すごとく、絶縁板2に下地にOrメタラ
イズ層10を設けこれにN1めっき層9を施し、同様に
、アルミナ基板にニッケルめっき層9(下地メタライズ
は通常W、Mo)を施した後、熱応力緩和材としてAg
バッファ12を挟み、銀ろう層11を介し接合する方法
が特願昭60−206950号明細書に記載されている
。しかし々から、量産をふまえた工業上においては、放
熱フィンによる熱応力も含め、その構成で、半導体パッ
ケージの製造歩留りの向上、並びに接合部の高信頼化が
要求される。しかし、この点に対し従来は特に配慮され
ていない。
As a suitable bonding structure between 1 alumina substrate and SIC,
As shown in Fig. 2-1, an Or metallized layer 10 is provided as a base on an insulating plate 2, and a N1 plating layer 9 is applied thereto, and similarly, a nickel plating layer 9 (base metallization is usually W or Mo) is applied to an alumina substrate. After applying Ag as a thermal stress relaxation material,
A method of sandwiching a buffer 12 and bonding via a silver solder layer 11 is described in Japanese Patent Application No. 60-206950. However, in industrial applications based on mass production, it is required to improve the manufacturing yield of semiconductor packages and increase the reliability of the joints, including the thermal stress caused by the radiation fins. However, no particular consideration has been given to this point in the past.

〔発明が解決しようとする問題点〕[Problem that the invention seeks to solve]

第2−2図に示すようにアルミナ基板5と絶縁板2は、
銀ろうとのぬれ性をも九々い。その九め絶縁板、アルミ
ナ基板とも銀ろうとぬれ性をもつN1 めっき層9を形
成することによシ銀ろう付けが可能となりAgバッファ
を介した接合構造が可能となる。しかし、これら接合部
の構成部材は、ろう付けの加熱の際、ao、、C01N
1、馬、H!O等の吸着若しくは吸蔵ガスを発生し結果
的にこれらガスは銀ろう付は部の接合部に、礼状の欠陥
すなわちブロホールが生成しアルミナとSiCの接合部
の気密不良を発生させる。そのため、真空脱ガス処理等
による部材のガスフリー化が施される。しかし接合部材
のセツティングの際、大気に触れて、H,Oの吸着を実
質的に避は得す、程度の差はあれ、ブロホールの発生は
否めず、その結果ろう付は後の接合歩留りの点で必ずし
も満足し得ない。また、ブロホールの欠陥をもつと、接
合後の冷熱サイクルにより、その欠陥部が疲労し、気密
不良が発生し、耐熱疲労の点から信頼性が劣化する。
As shown in Figure 2-2, the alumina substrate 5 and the insulating plate 2 are
It also has excellent wettability with silver wax. By forming the N1 plating layer 9, which has wettability with silver solder, on both the ninth insulating plate and the alumina substrate, silver soldering becomes possible, and a bonding structure via an Ag buffer becomes possible. However, when heating the components of these joints, ao, C01N
1. Horse, H! Adsorbed or occluded gases such as O are generated, and as a result, these gases cause defects, that is, blowholes, at the joints of silver solders, resulting in poor airtightness at the joints between alumina and SiC. Therefore, the member is made gas-free by vacuum degassing treatment or the like. However, when setting the joining members, they are exposed to the atmosphere and adsorption of H and O is virtually avoided, but although there are differences in degree, blowholes are unavoidable, and as a result, brazing reduces the subsequent joining yield. It is not always possible to be satisfied with this point. Furthermore, if there is a blowhole defect, the defective portion will be fatigued by the cooling and heating cycles after joining, resulting in poor airtightness and deteriorating reliability in terms of thermal fatigue resistance.

本発明の目的は、銀ろう付けによる接合部の健全性を確
保し、熱放散が優れ、高信頼の集積回路パッケージを提
供することにある。
An object of the present invention is to provide a highly reliable integrated circuit package that ensures the integrity of the joints formed by silver brazing, has excellent heat dissipation, and is highly reliable.

〔問題点を解決するための手段〕[Means for solving problems]

本発明を概説すれば、本発明は集積回路パッケージに関
する発明であって、集積回路素子のリード端子を接続す
るパッドと、該パッドと電気的に導通する入出力ピンの
複数個を同面にもち、かつ中央部に貫通孔をもつアルミ
ナ基板と、その裏面に高熱伝導性をもつ炭化ケイ素系絶
縁板と、該絶縁板に金属材料の放熱フィンがろう接され
て、集積回路素子と炭化ケイ素系絶縁板が固着された構
成の集積回路パッケージにおいて、該アルミナ基板と該
炭化ケイ素系絶縁板の各ろう接表面にはニッケルめっき
膜が介在し、更に該ニッケルめっき膜間に溝付きAgバ
ッファがろう接されていることを特徴とする。
To summarize the present invention, the present invention relates to an integrated circuit package, which has pads for connecting lead terminals of integrated circuit elements and a plurality of input/output pins electrically connected to the pads on the same surface. , and an alumina substrate with a through hole in the center, a silicon carbide-based insulating plate with high thermal conductivity on the back side, and heat dissipation fins made of metal material are soldered to the insulating plate, and an integrated circuit element and a silicon carbide-based insulating plate are soldered to the insulating plate. In an integrated circuit package in which an insulating plate is fixed, a nickel plating film is interposed between each soldering surface of the alumina substrate and the silicon carbide insulating plate, and a grooved Ag buffer is further provided between the nickel plating film. It is characterized by being in close contact with each other.

部材からの放出ガスによる銀ろう付は部のブロホールは
、部材自体の放出ガス量、種類、またろう付は条件であ
る温度、時間、雰囲気、加熱冷却速度等、多くの因子に
支配てれ、実質的に、これら因子の制御すなわちプロセ
スのみによりプロホ−ル発生阻止は、困難である。
The blowhole caused by silver brazing due to gas released from the component is controlled by many factors such as the amount and type of gas released from the component itself, and the brazing conditions such as temperature, time, atmosphere, heating and cooling rate, etc. In fact, it is difficult to inhibit prohol generation solely by controlling these factors, ie, by controlling these processes.

すなわち、プロセスの管理のほかに部材から発生するガ
スを接合時で効果的に逃がし、かつ部材への銀ろう、の
ぬれを確実とする接合構造とすることが必要である。そ
の接合構造によりブロホール発生の因子を払拭し、接合
の歩留biびに信頼性の向上が可能となる。
That is, in addition to controlling the process, it is necessary to create a bonding structure that effectively releases gas generated from the members during bonding and ensures wetting of the silver solder to the members. This bonding structure eliminates the factor of blowhole generation, making it possible to improve bonding yield and reliability.

本発明者らは、接合構造を構成する部材のなかでAgバ
ッファは、加工性がよいことに注目し、その形状を第2
−1図に示す従来の平板状のAgバッファ12から第1
図に示すごとく溝付き状のAgバッファ12とすること
により上記目的が達成されることを見出した。
The present inventors focused on the fact that the Ag buffer has good workability among the members constituting the joint structure, and developed the shape of the Ag buffer into a second material.
-1 from the conventional flat Ag buffer 12 shown in Figure 1.
It has been found that the above object can be achieved by using a grooved Ag buffer 12 as shown in the figure.

第1−1図は、本発明の1集流例である溝付きAg バ
ッファを適用した集積回路パッケージの断面概略図、第
1−2図は、第1−1図の部分拡大断面図であり、符号
1及びS〜12は前記と同義であシ、21はSiO系絶
系板縁板3は放熱フィン取付具、14は銀ろう層、15
はろう層を意味する。
Fig. 1-1 is a schematic cross-sectional view of an integrated circuit package to which a grooved Ag buffer is applied, which is one example of current collection according to the present invention, and Fig. 1-2 is a partially enlarged cross-sectional view of Fig. 1-1. , 1 and S to 12 have the same meanings as above, 21 is the SiO-based insulation plate edge plate 3 is a heat dissipation fin attachment, 14 is a silver solder layer, 15
It means waxy layer.

ろう付けの加熱時に1部材から発生するガスは、高温に
伴い、その発生量は増加し、馬oのような部材に吸着し
たガスは高温において耐久、減少するものの発生が皆無
とはならない。特K NiめっきしたSiO系絶系板縁
板21アルミナ基板からのガス発生は、純金属であるA
gバッファよりガス発生が多い。
The amount of gas generated from a single member during heating during brazing increases as the temperature rises, and gas adsorbed on a member such as a cylindrical member is durable at high temperatures and decreases, but does not completely disappear. Special K Ni-plated SiO-based insulation plate edge plate 21 Gas generation from the alumina substrate is caused by A, which is a pure metal.
Generates more gas than g-buffer.

他方、銀ろうのぬれ性は、Agバッファの方がN1 め
つきよシ、ぬれ拡がシが大きい。この差は部材表面状態
に大きく左右され、また、固液及び周囲の雰囲気、更に
は固液の反応、固溶程度の有無によって決まり、一般に
は実験により判定される。上記の結果は、本発明の代表
的な銀ろうとしたBAg−7(Ag−(!u−Zn−a
n系)を用い、日ta、1iM縁板及びアルミナ基板の
N1めつき及びAgバッファ表面上の700℃、N、−
10H,ガス中におけるBAg−7のぬれ拡がり面積か
ら判定した結果である。
On the other hand, regarding the wettability of silver solder, Ag buffer has greater N1 adhesion and wetting spread. This difference largely depends on the surface condition of the member, and also depends on the solid-liquid and surrounding atmosphere, as well as the reaction of the solid-liquid and the presence or absence of solid solution, and is generally determined by experiment. The above results demonstrate that BAg-7 (Ag-(!u-Zn-a
N1 plating on the 1iM edge plate and alumina substrate and on the surface of the Ag buffer at 700°C, N, -
These are the results determined from the wetted and spreading area of BAg-7 in 10H gas.

以上のごとき、めっきからのガス発生、及びAgバッフ
ァのぬれ性から第1−1図の接合部の詳細を示す第1−
2図の接合構造が説明できる。すなわちN1めっきから
発生するガスはAgバッファの溝によりその放出が容易
となシ、かつ、銀ろうが溶解した際、溝を銀ろうが埋め
る状態となるため、Agバッファに対する銀ろうのぬれ
不良を補うと共に、溶解凝固する銀ろうの発生ガスも溝
を通して除去が促進される。
As mentioned above, Fig. 1-1 shows the details of the joint part from the gas generation from plating and the wettability of Ag buffer.
The joining structure shown in Figure 2 can be explained. In other words, the gas generated from N1 plating is easily released by the grooves in the Ag buffer, and when the silver solder melts, the grooves are filled with silver solder, which prevents poor wetting of the silver solder to the Ag buffer. At the same time, the gas generated from the silver solder melting and solidifying is also promoted to be removed through the groove.

他方、Agバッファの溝を設けることにょシ、接合口径
を同一にし、ろう付は面積を拡大することと々り熱応力
を一定とし、ろう付は面積の拡大によシ気密性を維持し
得る。
On the other hand, by providing grooves for the Ag buffer, the joint diameter is the same, and by expanding the area of brazing, the thermal stress can be kept constant, and by expanding the area of brazing, airtightness can be maintained. .

以上のごとく、溝付きAgバッファを適用した接合構造
とすることによって、部材から発生するガスの除去を促
進しブローホール発生を阻止することにより、SiO系
絶系板縁板ルミナ基板の安定した接合が可能となる。
As described above, the bonding structure using the grooved Ag buffer promotes the removal of gas generated from the members and prevents the occurrence of blowholes, resulting in stable bonding of SiO-based insulating board edge boards and lumina substrates. becomes possible.

〔実施例〕〔Example〕

以下、本発明の実施例を第1図により更に具体的に説明
するが、本発明はこれら実施例に限定されない。
Hereinafter, embodiments of the present invention will be described in more detail with reference to FIG. 1, but the present invention is not limited to these embodiments.

実施例1 BAg −8(ムg−(!u系)によってろう付けされ
たピン240個とそれと導通するパッドを同面にもち、
かつ12×121の貫通元裏面に、外径16×16−1
内径12X12−のWメタライズを下地としその表面に
N1めっき層9をリング状に施したアルミナ基板5を準
備した。
Example 1 240 pins brazed with BAg-8 (Mug-(!u system) and pads connected to them on the same surface,
And on the back side of the 12 x 121 penetration source, an outer diameter of 16 x 16-1
An alumina substrate 5 having an inner diameter of 12×12− and having a W metallized base and a ring-shaped N1 plating layer 9 applied to the surface thereof was prepared.

他方、5μmar粉とエチルセルロース系を含むOr 
粉ペーストを、別途準備し、外径1&5×1&5■、厚
さ1■の2.7 W / cm ℃の熱伝導率をもつB
aO入りBiO絶縁板上に1アルミナ基板のN1めつき
部と同寸法のリング(アルミナ基板接合部)、また、そ
の裏面に15×15gm寸法の(Ouフィン接合部)を
上記(3r粉ペーストを印刷した。
On the other hand, Or containing 5 μmar powder and ethyl cellulose
Separately prepare a powder paste and prepare B with a thermal conductivity of 2.7 W/cm °C with an outer diameter of 1 & 5 × 1 & 5 ■ and a thickness of 1 ■.
A ring (alumina substrate joint) with the same dimensions as the N1 plated part of the alumina substrate was placed on the aO-containing BiO insulating board, and on the back side of the ring (Ou fin joint) with dimensions of 15 x 15 g was coated with the above (3r powder paste). Printed.

このOr粉ペースト印刷した上記810系絶縁板を90
0℃、3o分、アルゴンガス中で焼成し、表面のOr粉
粉化化物除去し、81c系絶縁板に生成したCr粉と8
1cの反応によるOrメタライズ層10の印刷面にワッ
ト浴によυN1めっき層9(厚さ1.5μ悔)を施し、
ろう付は可能なN1めっき131c系絶縁板を作製した
The above 810 series insulating board printed with this Or powder paste was
It was baked in argon gas at 0°C for 3 minutes to remove the Or powder on the surface and to remove the Cr powder generated on the 81c-based insulating board.
A υN1 plating layer 9 (thickness 1.5 μm) was applied to the printed surface of the Or metallized layer 10 by the reaction of 1c using a Watts bath,
An N1-plated 131c type insulating board that can be brazed was manufactured.

一方、アルミナ基板接合部のリングと同寸法のBAg 
−7の銀ろう箔リングを打抜きによって作製した。
On the other hand, BAg with the same dimensions as the ring at the alumina substrate joint
A silver solder foil ring of No.-7 was produced by punching.

更に、銀ろう箔リングと同一の外径及び内径をもち厚さ
[lL5mの純Agのリングを打抜きにより作製し、平
板状Agバッファ(第2−2図12参照)を準備した。
Furthermore, a pure Ag ring having the same outer and inner diameters as the silver solder foil ring and a thickness of 1L5 m was produced by punching, and a flat Ag buffer (see FIG. 2-2) was prepared.

また、この平板状の両表面に、幅(1,5鵠、深さQ、
15露の溝をダイス又はカッターによシ設けた溝付きA
gバッファ12(第1−2図12参照)を準備した。
Also, on both surfaces of this flat plate, width (1.5 mm, depth Q,
Grooved A with a groove of 15 dew formed by a die or cutter
g buffer 12 (see FIG. 1-2) was prepared.

上記アルミナ基板とSiC系絶縁板の接合部材のほか、
放熱フィン泡付具の直径8−1高さ7■の純Cu 15
及び直径7−1厚さ80μ扉のBAg−7の放熱フィン
取付具接合用銀ろう箔を作製した。
In addition to the above-mentioned bonding material between the alumina substrate and SiC-based insulating board,
Heat dissipation fin foam attachment diameter 8-1 height 7cm pure Cu 15
A silver solder foil for joining a BAg-7 heat dissipation fin fitting for a door with a diameter of 7-1 and a thickness of 80 μm was prepared.

以上、準備した部材を、黒鉛製のろう付は治具によりピ
ン及びパッドをもつアルミナ基板3の裏面のN1めつき
リングにBAg −7釧ろう箔、溝付%  Agバッフ
ァ、BAg −7銀ろう箔、NiめつきSiC系絶縁板
21、放熱フィン取付具接合用銀ろう箔及び放熱フィン
取付具純0u15(7)順に積層し、N、−10チ馬雰
囲気炉にセットした。
For graphite brazing, use a jig to braze the graphite to the N1 plating ring on the back side of the alumina substrate 3 with pins and pads. The foil, the Ni-plated SiC insulating board 21, the silver solder foil for joining the heat dissipation fin fixture, and the heat dissipation fin fixture pure 0u15 (7) were laminated in this order, and set in an N, -10 temperature furnace.

次に、炉を加熱し700℃、50分保持後、そのまま冷
却し、放熱フィンを除いた溝付きAgバッファ適用の集
積回路パッケージ接合体を得た。
Next, the furnace was heated and held at 700° C. for 50 minutes, and then cooled as it was to obtain an integrated circuit package assembly to which a grooved Ag buffer was applied, with the radiation fins removed.

一方、上記パッケージの部品のなかで、溝付き人g /
(ツファを平板状Agバッファに検電、ソの他部品及び
接合条件を溝付きAgバッファと同一にし、別途、平板
状Agバッファ適用の集積回路パッケージ接合体を得た
On the other hand, among the parts of the above package, grooved person g/
(The other parts and bonding conditions were the same as those for the grooved Ag buffer, and an integrated circuit package assembly to which the flat Ag buffer was applied was separately obtained.)

上述のごとく、2種の接合構造、すなわち、平板Agバ
ッファ及び溝付きAgバッファ適用の集積回路パッケー
ジをそれぞれ50個作製した後、接合部のTle +7
−り試験を実施した結果、平板Agバッファ適用の集積
回路パッケージは、10−16Torrs1 / I!
1lilc以下の合格率が15150個であるのに対し
、溝付きAgバッファを適用した集積回路パッケージは
、29/So個であシ、また、接合合格の上記集撰回路
パッケージを温度−55℃〜常温〜150℃の冷熱サイ
クルを24回実施後、He  IJ−り試験した結果、
平板Agバッファの集積回路パッケージの合格率は、1
1/15個、溝付きAgバッファのそれは29729個
であり、明らかな有意差が認められ、平板Agバッファ
のリーク個所は、大部分が銀ろう付は部のブロホール発
生であった。
As described above, after fabricating 50 integrated circuit packages each using two types of bonding structures, namely, a flat Ag buffer and a grooved Ag buffer, Tle +7 of the bonding portion was fabricated.
- As a result of conducting tests, it was found that an integrated circuit package using a flat plate Ag buffer has a performance of 10-16 Torrs1/I!
The pass rate of 1lilc or less is 15,150 pieces, whereas the integrated circuit package to which the grooved Ag buffer is applied has only 29/So pieces.In addition, the above integrated circuit package that passed the bonding was tested at a temperature of -55°C to After 24 cycles of heating and cooling from room temperature to 150°C, the results of a He IJ test were as follows:
The acceptance rate for integrated circuit packages of flat plate Ag buffers is 1.
The number was 1/15, and that of the grooved Ag buffer was 29,729, and a clear significant difference was observed, and most of the leak points in the flat Ag buffer were caused by blowholes at the silver soldering area.

上記溝付きAgバッファ適用の接合体にAuめつきを施
し、次いでA/製アフィン1、Au−8iろう15によ
り半導体素子6、コバールキャップ5を取付け、熱サイ
クル試験を24サイクル追加実験をし、フィン等、他部
品を付加しても、接合部の気密性に対する影響は特にな
いことを確認した。
Au plating was applied to the bonded body to which the grooved Ag buffer was applied, and then a semiconductor element 6 and a Kovar cap 5 were attached using an A/A affine 1 and an Au-8i solder 15, and an additional 24 cycles of a thermal cycle test were conducted. It was confirmed that adding other parts such as fins had no particular effect on the airtightness of the joint.

以上の実施例からアルξす基板とsic系絶系板縁板合
に溝付きのAgバッファを適用することにより、接合部
の製造歩留り並びに熱サイクル試験の信頼性向上の効果
がある。
As can be seen from the above embodiments, by applying a grooved Ag buffer to the aluminum substrate and the SiC insulation board edge plate, the manufacturing yield of the joint and the reliability of the thermal cycle test can be improved.

なお、本実施例では240ピンの集積回路パッケージを
例にSiC系絶縁板の接合構造を詳述したが、その他の
ピン数の集積回路パッケージに対しても同様な効果があ
ることは、本実施例より明らかでちる。
In addition, in this example, the bonding structure of the SiC insulating plate was described in detail using a 240-pin integrated circuit package as an example, but this example shows that the same effect can be obtained for integrated circuit packages with other pin numbers. This is more obvious than the example.

〔発明の効果〕〔Effect of the invention〕

以上説明したように、本発明によれば、接合部のブロホ
ール発生が阻止できるので、集積回路パッケージの製造
歩留り並びに信頼性向上の効果がある。
As described above, according to the present invention, it is possible to prevent blowholes from occurring at the joint, thereby improving the manufacturing yield and reliability of integrated circuit packages.

【図面の簡単な説明】[Brief explanation of the drawing]

第1−1図は本発明の1実施例でらる溝付きAgバッフ
ァを適用した集積回路パッケージの断面概略図、第1−
2図は第1−1図の部分拡大断面図、第2−1図は従来
の平板状Agバッファを連用した集積回路パッケージの
断面概略図、第2−2図は第2−1図の部分拡大断面図
である。 1:放熱フィン、2二絶縁板、21 : SiC系絶縁
板、3:アルミナ基板、4:入出力ピン、5:キャップ
、6:半導体素子、7ニリード線、8:パッド、9:N
1めっき層、10:Orメタライズ層、11及び14:
銀ろう囮、12:Agバッファ、15:ろう層 第/−/図 第1−2図 第2−7図 第2−2図
FIG. 1-1 is a schematic cross-sectional view of an integrated circuit package to which a grooved Ag buffer according to an embodiment of the present invention is applied;
Figure 2 is a partially enlarged sectional view of Figure 1-1, Figure 2-1 is a schematic cross-sectional view of an integrated circuit package that uses a conventional flat Ag buffer, and Figure 2-2 is a portion of Figure 2-1. It is an enlarged sectional view. 1: Heat dissipation fin, 2 Insulating board, 21: SiC insulating board, 3: Alumina substrate, 4: Input/output pin, 5: Cap, 6: Semiconductor element, 7 Lead wire, 8: Pad, 9: N
1 plating layer, 10: Or metallized layer, 11 and 14:
Silver wax decoy, 12: Ag buffer, 15: Wax layer /-/Figure 1-2Figure 2-7Figure 2-2

Claims (1)

【特許請求の範囲】[Claims] 1、集積回路素子のリード端子を接続するパッドと、該
パッドと電気的に導通する入出力ピンの複数個を同面に
もち、かつ中央部に貫通孔をもつアルミナ基板と、その
裏面に高熱伝導性をもつ炭化ケイ素系絶縁板と、該絶縁
板に金属材料の放熱フィンがろう接されて、集積回路素
子と炭化ケイ素系絶縁板が固着された構成の集積回路パ
ッケージにおいて、該アルミナ基板と該炭化ケイ素系絶
縁板の各ろう接表面にはニッケルめつき膜が介在し、更
に該ニッケルめつき膜間に溝付きAgバッファがろう接
されていることを特徴とする集積回路パッケージ。
1. An alumina substrate that has a pad that connects the lead terminal of an integrated circuit element and multiple input/output pins that are electrically connected to the pad on the same side and a through hole in the center, and a high-temperature substrate on the back side. In an integrated circuit package having a structure in which an integrated circuit element and a silicon carbide insulating plate are fixed to each other by a conductive silicon carbide insulating plate and a heat radiation fin made of a metal material being soldered to the insulating plate, the alumina substrate and the silicon carbide insulating plate are bonded to each other. An integrated circuit package characterized in that a nickel plating film is interposed on each soldering surface of the silicon carbide-based insulating plate, and a grooved Ag buffer is further soldered between the nickel plating films.
JP29754886A 1986-12-16 1986-12-16 Package for integrated circuit Pending JPS63150945A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP29754886A JPS63150945A (en) 1986-12-16 1986-12-16 Package for integrated circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP29754886A JPS63150945A (en) 1986-12-16 1986-12-16 Package for integrated circuit

Publications (1)

Publication Number Publication Date
JPS63150945A true JPS63150945A (en) 1988-06-23

Family

ID=17847965

Family Applications (1)

Application Number Title Priority Date Filing Date
JP29754886A Pending JPS63150945A (en) 1986-12-16 1986-12-16 Package for integrated circuit

Country Status (1)

Country Link
JP (1) JPS63150945A (en)

Similar Documents

Publication Publication Date Title
JPS6187396A (en) Manufacture of electronic circuit device
US20170033024A1 (en) Method For Mounting An Electrical Component In Which A Hood Is Used, And A Hood That Is Suitable For Use In This Method
JP2001110957A (en) Method for manufacturing power semiconductor module
US4700879A (en) Method for manufacturing semiconductor power modules with an insulated contruction
JP4349552B2 (en) Peltier element thermoelectric conversion module, manufacturing method of Peltier element thermoelectric conversion module, and optical communication module
JP2000150743A (en) Substrate for semiconductor device and manufacture thereof
JP4951932B2 (en) Power module substrate manufacturing method
JPH0586662B2 (en)
JPH0347673A (en) Solder surface joining method and semiconductor integrated circuit device using its method
JP2002009212A (en) Method for manufacturing heat dissipation structure
JP3199028B2 (en) Semiconductor device and manufacturing method thereof
JP2015213097A (en) Heat radiator, manufacturing method thereof and package for storing semiconductor device
JPS63150945A (en) Package for integrated circuit
KR900003472B1 (en) Plating process for an electronic part
JPH07211822A (en) Package for accommodating semiconductor element
JPS6370545A (en) Semiconductor package
JPH0155584B2 (en)
JPS62198140A (en) Semiconductor device
JPH04103149A (en) Package sealing method and semiconductor device
JPH01147087A (en) Pretreatment of copper-tungsten alloy before plating
JP2023055323A (en) Semiconductor device substrate, manufacturing method of semiconductor device substrate and joint material
JPH01239959A (en) Manufacture of package for housing of semiconductor element
JPS6334962A (en) Structure for package
JPH0140514B2 (en)
JP2000114441A (en) Multilayer metal plate and its manufacture