JPH04103149A - Package sealing method and semiconductor device - Google Patents

Package sealing method and semiconductor device

Info

Publication number
JPH04103149A
JPH04103149A JP22191590A JP22191590A JPH04103149A JP H04103149 A JPH04103149 A JP H04103149A JP 22191590 A JP22191590 A JP 22191590A JP 22191590 A JP22191590 A JP 22191590A JP H04103149 A JPH04103149 A JP H04103149A
Authority
JP
Grant status
Application
Patent type
Prior art keywords
brazing material
layer
formed
cap
preform
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP22191590A
Inventor
Hiroshi Akasaki
Kanji Otsuka
Original Assignee
Hitachi Ltd
Hitachi Vlsi Eng Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Abstract

PURPOSE: To improve a package sealed part in airtightness by a method wherein a preform brazing material provided with second brazing material layers formed on the front and the rear of an inner first brazing material layer is used, where the first brazing material layer is different from tire second brazing material layer in composition.
CONSTITUTION: A brazing material 5b excellent in wettability formed on both the front and the rear of a preform brazing material 5 is made to come into close contact with a metallization layer 9 formed on the inner face of a cap 4 and another metallization layer 8 formed on the back of a semiconductor element 3 to form a thermal conductive filling layer 11 which joins the back of the semiconductor element 3 and the inner layer of the cap 4 together. A part of a brazing material 5a which serves as the center layer of the preform material 5 and is excellent in airtightness and strength is squeezed out from a gap between the back of the semiconductor element 3 and the cap 4 by a load 10 is made to move along a route shown by an arrow. In result, the brazing material 5a is supplied to a gap between a metallization layer 6 formed on a base 1 and a metallization layer 7 on the cap 4. By this setup, a sealing bonding layer 12 is formed to hermetically seal up the base 1 and the cap 4.
COPYRIGHT: (C)1992,JPO&Japio
JP22191590A 1990-08-23 1990-08-23 Package sealing method and semiconductor device Pending JPH04103149A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP22191590A JPH04103149A (en) 1990-08-23 1990-08-23 Package sealing method and semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP22191590A JPH04103149A (en) 1990-08-23 1990-08-23 Package sealing method and semiconductor device

Publications (1)

Publication Number Publication Date
JPH04103149A true true JPH04103149A (en) 1992-04-06

Family

ID=16774156

Family Applications (1)

Application Number Title Priority Date Filing Date
JP22191590A Pending JPH04103149A (en) 1990-08-23 1990-08-23 Package sealing method and semiconductor device

Country Status (1)

Country Link
JP (1) JPH04103149A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0997938A2 (en) * 1998-07-08 2000-05-03 Hitachi, Ltd. Multi-chip module
US6075289A (en) * 1996-10-24 2000-06-13 Tessera, Inc. Thermally enhanced packaged semiconductor assemblies
EP1998370A3 (en) * 2000-08-31 2011-02-02 Intel Corporation Electronic assembly comprising solderable thermal interface and methods of manufacture

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6075289A (en) * 1996-10-24 2000-06-13 Tessera, Inc. Thermally enhanced packaged semiconductor assemblies
US6354485B1 (en) 1996-10-24 2002-03-12 Tessera, Inc. Thermally enhanced packaged semiconductor assemblies
EP0997938A2 (en) * 1998-07-08 2000-05-03 Hitachi, Ltd. Multi-chip module
EP0997938A3 (en) * 1998-07-08 2002-08-14 Hitachi, Ltd. Multi-chip module
EP1998370A3 (en) * 2000-08-31 2011-02-02 Intel Corporation Electronic assembly comprising solderable thermal interface and methods of manufacture

Similar Documents

Publication Publication Date Title
US4451540A (en) System for packaging of electronic circuits
JPH02240940A (en) Manufacture of integrated circuit device
US4025716A (en) Dual in-line package with window frame
US3597524A (en) Semiconductor device with a gas and moisturetight housing
JPS614250A (en) Package for semiconductor device
JPS62149155A (en) Sealed electronic device
US4558346A (en) Highly reliable hermetically sealed package for a semiconductor device
JPS6053054A (en) Semiconductor device
JPH02109410A (en) Resin seal type semiconductor device
JPH01117049A (en) Integrated circuit element cooling device
JPH01161736A (en) Package for semiconductor device
JPH02122660A (en) Plastic package
JPH04168755A (en) Semiconductor device
JPH02110961A (en) Semiconductor element lead frame structure and manufacture thereof
JPH046049A (en) Packing bag
JPH0428282A (en) Semiconductor laser device
JPH0357251A (en) Semiconductor device
JPS5917271A (en) Ceramic package semiconductor device
JPH0487354A (en) Semiconductor device
US3523358A (en) Process for producing a vacuum tight supra-conducting joint by diffusion soldering
JPS617656A (en) Package for multi-chip
JPS59117146A (en) Semiconductor integrated circuit
JPH01243531A (en) Semiconductor device
JPS5996749A (en) Manufacture of resin sealed type electronic component
JPH01191453A (en) Semiconductor device