JPS63142660A - リ−ドフレ−ムの製造方法 - Google Patents
リ−ドフレ−ムの製造方法Info
- Publication number
- JPS63142660A JPS63142660A JP61289530A JP28953086A JPS63142660A JP S63142660 A JPS63142660 A JP S63142660A JP 61289530 A JP61289530 A JP 61289530A JP 28953086 A JP28953086 A JP 28953086A JP S63142660 A JPS63142660 A JP S63142660A
- Authority
- JP
- Japan
- Prior art keywords
- thin metal
- lead frame
- sheet
- metal plate
- etching
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
- H10W90/756—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked lead frame, conducting package substrate or heat sink
Landscapes
- ing And Chemical Polishing (AREA)
- Wire Bonding (AREA)
- Lead Frames For Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61289530A JPS63142660A (ja) | 1986-12-04 | 1986-12-04 | リ−ドフレ−ムの製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61289530A JPS63142660A (ja) | 1986-12-04 | 1986-12-04 | リ−ドフレ−ムの製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS63142660A true JPS63142660A (ja) | 1988-06-15 |
| JPH0330298B2 JPH0330298B2 (https=) | 1991-04-26 |
Family
ID=17744442
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP61289530A Granted JPS63142660A (ja) | 1986-12-04 | 1986-12-04 | リ−ドフレ−ムの製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS63142660A (https=) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH04162468A (ja) * | 1990-10-24 | 1992-06-05 | Mitsui High Tec Inc | リードフレーム |
| US5200025A (en) * | 1990-09-20 | 1993-04-06 | Dainippon Screen Manufacturing Co. Ltd. | Method of forming small through-holes in thin metal plate |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5381074A (en) * | 1976-12-23 | 1978-07-18 | Siemens Ag | Intermediate supporting plate for supporting semiconductor contact and method of producing same |
| JPS55138864A (en) * | 1979-04-16 | 1980-10-30 | Sharp Corp | Method of fabricating semiconductor assembling substrate |
-
1986
- 1986-12-04 JP JP61289530A patent/JPS63142660A/ja active Granted
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5381074A (en) * | 1976-12-23 | 1978-07-18 | Siemens Ag | Intermediate supporting plate for supporting semiconductor contact and method of producing same |
| JPS55138864A (en) * | 1979-04-16 | 1980-10-30 | Sharp Corp | Method of fabricating semiconductor assembling substrate |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5200025A (en) * | 1990-09-20 | 1993-04-06 | Dainippon Screen Manufacturing Co. Ltd. | Method of forming small through-holes in thin metal plate |
| JPH04162468A (ja) * | 1990-10-24 | 1992-06-05 | Mitsui High Tec Inc | リードフレーム |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0330298B2 (https=) | 1991-04-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4786545A (en) | Circuit substrate and method for forming bumps on the circuit substrate | |
| JPH05198716A (ja) | リードフレームの製造方法 | |
| JPS63142660A (ja) | リ−ドフレ−ムの製造方法 | |
| US20190088580A1 (en) | Multi-row wiring member for semiconductor device and method for manufacturing the same | |
| JP2654871B2 (ja) | リードフレームの異種金属部分めっき方法 | |
| JPS621249A (ja) | 半導体装置 | |
| JPH06291232A (ja) | リードフレーム及びその製造方法 | |
| JPS63164327A (ja) | バンプ付きフイルムキヤリアの製造方法 | |
| JP6485777B2 (ja) | 多列型半導体装置用配線部材及びその製造方法 | |
| JP6443979B2 (ja) | リードフレーム及びその製造方法 | |
| JPH09219486A (ja) | リードフレーム | |
| JPH03123046A (ja) | 自動ボンディング用テープの製造方法 | |
| JPH0373593A (ja) | フレキシブルプリント配線板の製造方法 | |
| JPH04180661A (ja) | リードフレームおよびその製造方法 | |
| JPS5938314B2 (ja) | 厚膜ペ−ストのメツキ方法 | |
| JPS6248047A (ja) | バンプ形成方法 | |
| JPH10135387A (ja) | リードフレーム製造方法 | |
| JPH02138793A (ja) | 回路基板の製造方法 | |
| JPS63202943A (ja) | 半導体装置の製造方法 | |
| JPH04354153A (ja) | リードフレームの製造方法 | |
| JPH0595027A (ja) | フレキシブル回路基板の形成方法 | |
| JPH05160319A (ja) | リードフレーム及びその製造方法 | |
| JP2020170776A (ja) | 半導体素子搭載用基板の製造方法 | |
| JPH05271965A (ja) | エッチング方法 | |
| JPH0488662A (ja) | 半導体装置用リードフレームの製造方法 |