JPS63142660A - リ−ドフレ−ムの製造方法 - Google Patents

リ−ドフレ−ムの製造方法

Info

Publication number
JPS63142660A
JPS63142660A JP61289530A JP28953086A JPS63142660A JP S63142660 A JPS63142660 A JP S63142660A JP 61289530 A JP61289530 A JP 61289530A JP 28953086 A JP28953086 A JP 28953086A JP S63142660 A JPS63142660 A JP S63142660A
Authority
JP
Japan
Prior art keywords
thin metal
lead frame
sheet
metal plate
etching
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP61289530A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0330298B2 (enExample
Inventor
Toshio Yoshida
敏夫 吉田
Takashi Ono
隆 大野
Masaru Kawasaki
勝 川崎
Eiji Horie
堀江　英治
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Dainippon Screen Manufacturing Co Ltd
Original Assignee
Dainippon Screen Manufacturing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Dainippon Screen Manufacturing Co Ltd filed Critical Dainippon Screen Manufacturing Co Ltd
Priority to JP61289530A priority Critical patent/JPS63142660A/ja
Publication of JPS63142660A publication Critical patent/JPS63142660A/ja
Publication of JPH0330298B2 publication Critical patent/JPH0330298B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • ing And Chemical Polishing (AREA)
  • Wire Bonding (AREA)
  • Lead Frames For Integrated Circuits (AREA)
JP61289530A 1986-12-04 1986-12-04 リ−ドフレ−ムの製造方法 Granted JPS63142660A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61289530A JPS63142660A (ja) 1986-12-04 1986-12-04 リ−ドフレ−ムの製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61289530A JPS63142660A (ja) 1986-12-04 1986-12-04 リ−ドフレ−ムの製造方法

Publications (2)

Publication Number Publication Date
JPS63142660A true JPS63142660A (ja) 1988-06-15
JPH0330298B2 JPH0330298B2 (enExample) 1991-04-26

Family

ID=17744442

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61289530A Granted JPS63142660A (ja) 1986-12-04 1986-12-04 リ−ドフレ−ムの製造方法

Country Status (1)

Country Link
JP (1) JPS63142660A (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04162468A (ja) * 1990-10-24 1992-06-05 Mitsui High Tec Inc リードフレーム
US5200025A (en) * 1990-09-20 1993-04-06 Dainippon Screen Manufacturing Co. Ltd. Method of forming small through-holes in thin metal plate

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5381074A (en) * 1976-12-23 1978-07-18 Siemens Ag Intermediate supporting plate for supporting semiconductor contact and method of producing same
JPS55138864A (en) * 1979-04-16 1980-10-30 Sharp Corp Method of fabricating semiconductor assembling substrate

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5381074A (en) * 1976-12-23 1978-07-18 Siemens Ag Intermediate supporting plate for supporting semiconductor contact and method of producing same
JPS55138864A (en) * 1979-04-16 1980-10-30 Sharp Corp Method of fabricating semiconductor assembling substrate

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5200025A (en) * 1990-09-20 1993-04-06 Dainippon Screen Manufacturing Co. Ltd. Method of forming small through-holes in thin metal plate
JPH04162468A (ja) * 1990-10-24 1992-06-05 Mitsui High Tec Inc リードフレーム

Also Published As

Publication number Publication date
JPH0330298B2 (enExample) 1991-04-26

Similar Documents

Publication Publication Date Title
US4786545A (en) Circuit substrate and method for forming bumps on the circuit substrate
JPS5826828B2 (ja) テ−プキヤリアの製造方法
JPS63142660A (ja) リ−ドフレ−ムの製造方法
US20190088580A1 (en) Multi-row wiring member for semiconductor device and method for manufacturing the same
JP2654871B2 (ja) リードフレームの異種金属部分めっき方法
JPS621249A (ja) 半導体装置
JPH06291232A (ja) リードフレーム及びその製造方法
JP6443979B2 (ja) リードフレーム及びその製造方法
JPH09219486A (ja) リードフレーム
JPH03123046A (ja) 自動ボンディング用テープの製造方法
JPH04354153A (ja) リードフレームの製造方法
JPH05271965A (ja) エッチング方法
JPH04180661A (ja) リードフレームおよびその製造方法
JPS5938314B2 (ja) 厚膜ペ−ストのメツキ方法
JPS6248047A (ja) バンプ形成方法
JPH10135387A (ja) リードフレーム製造方法
JPH02138793A (ja) 回路基板の製造方法
JPS63202943A (ja) 半導体装置の製造方法
JPH0595027A (ja) フレキシブル回路基板の形成方法
JPS612156A (ja) フオトフアブリケーシヨン用マスクの製作方法
JPS6298758A (ja) リ−ドフレ−ムおよびその製造方法
JPH05160319A (ja) リードフレーム及びその製造方法
JP2020170776A (ja) 半導体素子搭載用基板の製造方法
JPH0488662A (ja) 半導体装置用リードフレームの製造方法
JPH05226537A (ja) リードフレームの製造方法