JPS63141150A - メモリインタロツク制御方式 - Google Patents

メモリインタロツク制御方式

Info

Publication number
JPS63141150A
JPS63141150A JP61289551A JP28955186A JPS63141150A JP S63141150 A JPS63141150 A JP S63141150A JP 61289551 A JP61289551 A JP 61289551A JP 28955186 A JP28955186 A JP 28955186A JP S63141150 A JPS63141150 A JP S63141150A
Authority
JP
Japan
Prior art keywords
address
memory
data
tag
interlock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP61289551A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0454259B2 (enExample
Inventor
Noriyuki Toyoki
豊木　則行
Shigeru Kusuyama
楠山　茂
Yukihiko Kitano
北野　之彦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP61289551A priority Critical patent/JPS63141150A/ja
Publication of JPS63141150A publication Critical patent/JPS63141150A/ja
Publication of JPH0454259B2 publication Critical patent/JPH0454259B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Storage Device Security (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP61289551A 1986-12-03 1986-12-03 メモリインタロツク制御方式 Granted JPS63141150A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61289551A JPS63141150A (ja) 1986-12-03 1986-12-03 メモリインタロツク制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61289551A JPS63141150A (ja) 1986-12-03 1986-12-03 メモリインタロツク制御方式

Publications (2)

Publication Number Publication Date
JPS63141150A true JPS63141150A (ja) 1988-06-13
JPH0454259B2 JPH0454259B2 (enExample) 1992-08-28

Family

ID=17744703

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61289551A Granted JPS63141150A (ja) 1986-12-03 1986-12-03 メモリインタロツク制御方式

Country Status (1)

Country Link
JP (1) JPS63141150A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0212349A (ja) * 1988-06-29 1990-01-17 Fujitsu Ltd 記憶制御装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0212349A (ja) * 1988-06-29 1990-01-17 Fujitsu Ltd 記憶制御装置

Also Published As

Publication number Publication date
JPH0454259B2 (enExample) 1992-08-28

Similar Documents

Publication Publication Date Title
US5056002A (en) Cache memory for use with multiprocessor systems
US5249284A (en) Method and system for maintaining data coherency between main and cache memories
EP0029517A2 (en) Store-in-cache mode data processing apparatus
JPH0250237A (ja) マルチプロセッサ・データ処理システムおよびそれに用いられるキャッシュ装置
US5590310A (en) Method and structure for data integrity in a multiple level cache system
EP0365117B1 (en) Data-processing apparatus including a cache memory
WO1997004392A1 (en) Shared cache memory device
JPH0727492B2 (ja) 緩衝記憶装置
JPS63141150A (ja) メモリインタロツク制御方式
JP2786124B2 (ja) 共有メモリ型マルチプロセッサシステム
JPS60237553A (ja) キヤツシユコヒ−レンスシステム
JPH07234819A (ja) キャッシュメモリ
JPS6329297B2 (enExample)
JPH03230238A (ja) キャッシュメモリ制御方式
JP3081635B2 (ja) キャッシュメモリの無効化処理装置および無効化制御方法
JP2982197B2 (ja) キャッシュ用バスモニタ回路
JP2703255B2 (ja) キャッシュメモリ書込み装置
JPH02108139A (ja) キャッシュメモリ装置
EP0460852A2 (en) System for maintaining data coherency between main and cache memories
JP2588547B2 (ja) マルチｃｐｕシステム
JPH04160543A (ja) キャッシュ装置
JP2507544B2 (ja) 記憶制御装置
JPH04157543A (ja) キャッシュメモリ制御回路
JPS5842546B2 (ja) ストア制御方式
JPH0336648A (ja) 電子計算機及びｔｌｂ装置とマイクロプロセッサチップ