JPS63122805U - - Google Patents
Info
- Publication number
- JPS63122805U JPS63122805U JP1394787U JP1394787U JPS63122805U JP S63122805 U JPS63122805 U JP S63122805U JP 1394787 U JP1394787 U JP 1394787U JP 1394787 U JP1394787 U JP 1394787U JP S63122805 U JPS63122805 U JP S63122805U
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- signal
- output
- majority
- synchronous control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000001360 synchronised effect Effects 0.000 claims description 11
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Safety Devices In Control Systems (AREA)
- Logic Circuits (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Description
第１図はこの考案による多数決同期制御回路の
一実施例を示す図、第２図は従来の多数決同期制
御回路の例を示す図、第３図はこの考案による多
数決同期制御回路の動作タイミングチヤート、第
４図は従来の多数決同期制御回路の動作タイミン
グチヤートである。
図において１は外部回路ａ、２は外部回路ｂ、
３は外部回路ｃ、４は多数決回路、９は計数回路
、１０は比較回路、１３はデコード回路、１５は
同期制御信号発生回路、１ａは外部回路ａより出
力される同期信号ａ、２ａは外部回路ｂより出力
される同期信号ｂ、３ａは外部回路ｃより出力さ
れる同期信号ｃ、５は多数決回路４より出力され
る同期信号、１１は計数回路の出力信号、１２は
比較回路１０より出力されるトリガ信号、１４は
デコード回路１３より出力されるトリガ信号、７
は同期制御信号発生回路１５より出力される同期
制御信号である。なお、各図中同一符号は同一ま
たは相当部分を示す。
Fig. 1 is a diagram showing an embodiment of the majority synchronous control circuit according to this invention, Fig. 2 is a diagram showing an example of a conventional majority synchronous control circuit, and Fig. 3 is an operation timing chart of the majority synchronous control circuit according to this invention. , FIG. 4 is an operation timing chart of a conventional majority-voting synchronization control circuit. In the figure, 1 is external circuit a, 2 is external circuit b,
3 is an external circuit c, 4 is a majority circuit, 9 is a counting circuit, 10 is a comparison circuit, 13 is a decoding circuit, 15 is a synchronous control signal generation circuit, 1a is a synchronous signal a output from external circuit a, 2a is an external circuit 3a is the sync signal c output from the external circuit c; 5 is the sync signal output from the majority circuit 4; 11 is the output signal of the counting circuit; 12 is the output signal from the comparator circuit 10. 14 is a trigger signal output from the decoding circuit 13, 7
is a synchronous control signal output from the synchronous control signal generation circuit 15. Note that the same reference numerals in each figure indicate the same or corresponding parts.
Claims (1)
それぞれ出力される同期信号が入力される多数決
回路、上記多数決回路より出力される同期信号の
周期を計数する計数回路、上記計数回路の出力信
号をイネーブル信号とし、周期の設定値と比較す
る比較回路、上記計数回路の出力信号をデコード
するデコード回路、上記比較回路とデコード回路
の出力信号を制御信号とし、上記外部回路に対し
同期制御信号を出力する同期制御信号発生回路を
備えたことを特徴とする多数決同期制御回路。 A majority circuit that receives synchronization signals output from three or more external circuits that perform parallel synchronous operation, a counting circuit that counts the period of the synchronization signal output from the majority circuit, and enables the output signal of the counting circuit. A comparison circuit that uses the signal as a signal and compares it with a set value of the cycle, a decoding circuit that decodes the output signal of the counting circuit, and outputs a synchronous control signal to the external circuit using the output signals of the comparison circuit and the decoding circuit as a control signal. A majority-voting synchronous control circuit comprising a synchronous control signal generation circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1394787U JPS63122805U (en) | 1987-02-02 | 1987-02-02 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1394787U JPS63122805U (en) | 1987-02-02 | 1987-02-02 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS63122805U true JPS63122805U (en) | 1988-08-10 |
Family
ID=30803482
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1394787U Pending JPS63122805U (en) | 1987-02-02 | 1987-02-02 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS63122805U (en) |
-
1987
- 1987-02-02 JP JP1394787U patent/JPS63122805U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS63147082U (en) | ||
| JPS63122805U (en) | ||
| JPS63118647U (en) | ||
| JPS62138202U (en) | ||
| JPH01146640U (en) | ||
| JPS62138379U (en) | ||
| JPS58123393U (en) | electronic time switch | |
| JPS6314170U (en) | ||
| JPS639631U (en) | ||
| JPH0226823U (en) | ||
| JPS63181037U (en) | ||
| JPS6293863U (en) | ||
| JPS6045513U (en) | Sine wave generation circuit | |
| JPH0398532U (en) | ||
| JPS5914449U (en) | Synchronous signal input circuit | |
| JPS61116436U (en) | ||
| JPH0390568U (en) | ||
| JPS6251864U (en) | ||
| JPS617151U (en) | synchronization circuit | |
| JPH0244474U (en) | ||
| JPS63171027U (en) | ||
| JPH0249224U (en) | ||
| JPH0365356U (en) | ||
| JPH0197672U (en) | ||
| JPS5871804U (en) | automatic switching signal generator |