JPS6291286U - - Google Patents

Info

Publication number
JPS6291286U
JPS6291286U JP18249985U JP18249985U JPS6291286U JP S6291286 U JPS6291286 U JP S6291286U JP 18249985 U JP18249985 U JP 18249985U JP 18249985 U JP18249985 U JP 18249985U JP S6291286 U JPS6291286 U JP S6291286U
Authority
JP
Japan
Prior art keywords
output
pulse trains
input terminal
coincidence detection
count input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP18249985U
Other languages
Japanese (ja)
Other versions
JPH034945Y2 (en
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP18249985U priority Critical patent/JPH034945Y2/ja
Publication of JPS6291286U publication Critical patent/JPS6291286U/ja
Application granted granted Critical
Publication of JPH034945Y2 publication Critical patent/JPH034945Y2/ja
Expired legal-status Critical Current

Links

Landscapes

  • Measurement Of Unknown Time Intervals (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図はこの考案による時間計測回路の例を示
す図、第2図はこの考案の時間計測回路のタイム
チヤートの例を示すである。 11:第1パルス入力端子、12:第2パルス
入力端子、13:第1可逆カウンタ、13D:計
数出力端、13d:計数値信号、14:第2可逆
カウンタ、15:選択回路、16:フリツプフロ
ツプ回路、17:ゲート回路、18:設定器、1
9:一致検出回路、21:クロツク源、22:経
時カウンタ、23:読込みレジスタ、24:演算
処理装置、25:レジスタ、26:オアゲート、
:第1パルス列、P:第2パルス列、cp
:基準クロツクパルス。
FIG. 1 is a diagram showing an example of a time measuring circuit according to this invention, and FIG. 2 is a diagram showing an example of a time chart of the time measuring circuit according to this invention. 11: First pulse input terminal, 12: Second pulse input terminal, 13: First reversible counter, 13D: Count output terminal, 13d: Count value signal, 14: Second reversible counter, 15: Selection circuit, 16: Flip-flop Circuit, 17: Gate circuit, 18: Setting device, 1
9: Coincidence detection circuit, 21: Clock source, 22: Time counter, 23: Read register, 24: Arithmetic processing unit, 25: Register, 26: OR gate,
P 1 : first pulse train, P 2 : second pulse train, cp
:Reference clock pulse.

Claims (1)

【実用新案登録請求の範囲】 第1、第2パルス列がそれぞれアツプカウント
入力端及びダウンカウント入力端に供給され、そ
の第1、第2パルス列をアツプカウント及びダウ
ンカウントする第1可逆カウンタと、 上記第1、第2パルス列がそれぞれダウンカウ
ント入力端及びアツプカウント入力端に供給され
、その第1、第2パルス列をダウンカウント及び
アツプカウントする第2可逆カウンタと、 上記第1、第2可逆カウンタの桁下げ出力によ
り制御され、上記第1、第2可逆カウンタの計数
出力を選択する選択回路と、 上記第1、第2パルス列の差の値が設定される
設定器と、 上記選択回路により選択された計数出力と上記
設定器による設定値との一致を検出し、その一致
検出出力で第1、第2可逆カウンタをクリアする
一致検出回路と、 基準クロツクパルスが供給され、そのクロツク
パルスを計数する経時カウンタと、 上記一致検出回路の一致検出出力によつて上記
経時カウンタの計数出力を取り込む読込みレジス
タとから成る時間計測回路。
[Claims for Utility Model Registration] A first reversible counter to which the first and second pulse trains are supplied to an up-count input terminal and a down-count input terminal, respectively, and which counts up and down the first and second pulse trains; a second reversible counter to which the first and second pulse trains are supplied to a down-count input terminal and an up-count input terminal, respectively, and which counts down and up the first and second pulse trains; a selection circuit that is controlled by the carry down output and selects the counting output of the first and second reversible counters; a setting device that sets the value of the difference between the first and second pulse trains; a coincidence detection circuit that detects coincidence between the counted output and the setting value from the setting device and clears the first and second reversible counters with the coincidence detection output; and a time counter that is supplied with a reference clock pulse and counts the clock pulses. and a read register that captures the count output of the elapsed counter based on the coincidence detection output of the coincidence detection circuit.
JP18249985U 1985-11-27 1985-11-27 Expired JPH034945Y2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP18249985U JPH034945Y2 (en) 1985-11-27 1985-11-27

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18249985U JPH034945Y2 (en) 1985-11-27 1985-11-27

Publications (2)

Publication Number Publication Date
JPS6291286U true JPS6291286U (en) 1987-06-11
JPH034945Y2 JPH034945Y2 (en) 1991-02-07

Family

ID=31128354

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18249985U Expired JPH034945Y2 (en) 1985-11-27 1985-11-27

Country Status (1)

Country Link
JP (1) JPH034945Y2 (en)

Also Published As

Publication number Publication date
JPH034945Y2 (en) 1991-02-07

Similar Documents

Publication Publication Date Title
JPS6291286U (en)
JPS6232641U (en)
JPS6135443U (en) Pulse output control circuit
JP2716203B2 (en) Information processing device
JPS5857133U (en) Pulse width/code conversion circuit
JPS5877943U (en) Multi-point sampling circuit
JPS63113344U (en)
JPS5921773U (en) Multiple pulse period measurement circuit
JPS61103797U (en)
JPS6213048U (en)
JPH0358051U (en)
JPH0172733U (en)
JPS5840946U (en) random pulse counter
JPS6170210U (en)
JPS5967040U (en) Pulse generation circuit
JPS6070024U (en) signal converter
JPS6344187U (en)
JPS6179278U (en)
JPS621237U (en)
JPS6386646U (en)
JPS6229657U (en)
JPH03109176U (en)
JPS59140520U (en) electronic volume
JPS6056094U (en) pitch discriminator
JPS6316339U (en)