JPS6261172B2 - - Google Patents
Info
- Publication number
- JPS6261172B2 JPS6261172B2 JP56102745A JP10274581A JPS6261172B2 JP S6261172 B2 JPS6261172 B2 JP S6261172B2 JP 56102745 A JP56102745 A JP 56102745A JP 10274581 A JP10274581 A JP 10274581A JP S6261172 B2 JPS6261172 B2 JP S6261172B2
- Authority
- JP
- Japan
- Prior art keywords
- reset
- signal
- circuit
- output
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000001514 detection method Methods 0.000 claims description 27
- 239000004065 semiconductor Substances 0.000 claims description 24
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims description 17
- 238000010586 diagram Methods 0.000 description 6
- 230000002159 abnormal effect Effects 0.000 description 4
- 238000012360 testing method Methods 0.000 description 3
- 230000007257 malfunction Effects 0.000 description 2
- 201000005569 Gout Diseases 0.000 description 1
- 230000005856 abnormality Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/22—Modifications for ensuring a predetermined initial state when the supply voltage has been applied
Landscapes
- Tests Of Electronic Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
- Electronic Switches (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56102745A JPS585026A (ja) | 1981-07-01 | 1981-07-01 | 半導体集積回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56102745A JPS585026A (ja) | 1981-07-01 | 1981-07-01 | 半導体集積回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS585026A JPS585026A (ja) | 1983-01-12 |
| JPS6261172B2 true JPS6261172B2 (cs) | 1987-12-19 |
Family
ID=14335759
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56102745A Granted JPS585026A (ja) | 1981-07-01 | 1981-07-01 | 半導体集積回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS585026A (cs) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61229113A (ja) * | 1985-04-03 | 1986-10-13 | Nec Corp | タイミング信号発生回路 |
| JPS62130023A (ja) * | 1985-12-02 | 1987-06-12 | Matsushita Electric Ind Co Ltd | 論理回路の初期化方法 |
| JP5481871B2 (ja) * | 2009-02-17 | 2014-04-23 | 富士通セミコンダクター株式会社 | 多電源システム、半導体集積回路 |
-
1981
- 1981-07-01 JP JP56102745A patent/JPS585026A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS585026A (ja) | 1983-01-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7639052B2 (en) | Power-on-reset circuitry | |
| JPS60212028A (ja) | リセツト回路 | |
| US5291425A (en) | Test mode setting arrangement for use in microcomputer | |
| US5065047A (en) | Digital circuit including fail-safe circuit | |
| JPS6261172B2 (cs) | ||
| KR100205847B1 (ko) | 모드 설정회로를 구비한 정보처리 장치 | |
| JPS60140834A (ja) | テスト回路内蔵型半導体集積回路 | |
| US5402018A (en) | Semiconductor integrated circuit | |
| US6570426B2 (en) | Delay circuit | |
| US5402010A (en) | Semiconductor device including internal circuit having both states of active/precharge | |
| US5732034A (en) | Semiconductor memory device having an address key circuit for reducing power consumption | |
| JPH08274607A (ja) | Cpuの電源電圧監視回路 | |
| JPS578858A (en) | Integrated circuit package | |
| JP2536907B2 (ja) | 動作保証回路を有する診断用回路 | |
| JP3085806B2 (ja) | Cmos型半導体集積回路装置 | |
| JPH04296112A (ja) | レジスタ回路 | |
| JPH0545988Y2 (cs) | ||
| JPH0640112B2 (ja) | 電源電圧検出保持回路 | |
| JP2842733B2 (ja) | 半導体集積回路 | |
| JPH0544051B2 (cs) | ||
| KR940000311Y1 (ko) | 백업 배터리 검사회로 | |
| JPH0621815A (ja) | 集積回路 | |
| JPH11133117A (ja) | コンパレータ回路 | |
| KR930004861B1 (ko) | A/d 컨버터 테스트장치 | |
| JPH07134661A (ja) | マイクロコンピュータ |