JPS6261149A - 割り込み制御方式 - Google Patents
割り込み制御方式Info
- Publication number
- JPS6261149A JPS6261149A JP60200847A JP20084785A JPS6261149A JP S6261149 A JPS6261149 A JP S6261149A JP 60200847 A JP60200847 A JP 60200847A JP 20084785 A JP20084785 A JP 20084785A JP S6261149 A JPS6261149 A JP S6261149A
- Authority
- JP
- Japan
- Prior art keywords
- processor
- interrupt
- address
- signal
- interruption
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000006243 chemical reaction Methods 0.000 claims abstract description 34
- 238000012545 processing Methods 0.000 claims abstract description 34
- 238000000034 method Methods 0.000 claims description 14
- 230000006870 function Effects 0.000 claims description 2
- 238000013519 translation Methods 0.000 description 14
- 238000010586 diagram Methods 0.000 description 9
- 230000000694 effects Effects 0.000 description 4
- 238000004891 communication Methods 0.000 description 2
- 239000013256 coordination polymer Substances 0.000 description 2
- 230000003213 activating effect Effects 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000000556 factor analysis Methods 0.000 description 1
Landscapes
- Multi Processors (AREA)
- Bus Control (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60200847A JPS6261149A (ja) | 1985-09-11 | 1985-09-11 | 割り込み制御方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60200847A JPS6261149A (ja) | 1985-09-11 | 1985-09-11 | 割り込み制御方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6261149A true JPS6261149A (ja) | 1987-03-17 |
JPH0156415B2 JPH0156415B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1989-11-30 |
Family
ID=16431205
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP60200847A Granted JPS6261149A (ja) | 1985-09-11 | 1985-09-11 | 割り込み制御方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6261149A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0214328A (ja) * | 1989-04-26 | 1990-01-18 | Seiko Epson Corp | 情報処理装置 |
-
1985
- 1985-09-11 JP JP60200847A patent/JPS6261149A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0214328A (ja) * | 1989-04-26 | 1990-01-18 | Seiko Epson Corp | 情報処理装置 |
Also Published As
Publication number | Publication date |
---|---|
JPH0156415B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1989-11-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5608881A (en) | Microcomputer system for accessing hierarchical buses | |
US4181934A (en) | Microprocessor architecture with integrated interrupts and cycle steals prioritized channel | |
JPH0650493B2 (ja) | データ処理装置 | |
JPH07104842B2 (ja) | 外部記憶装置の割込み制御方式 | |
US5530889A (en) | Hierarchical structure processor having at least one sub-sequencer for executing basic instructions of a macro instruction | |
US6026486A (en) | General purpose processor having a variable bitwidth | |
JPH0640314B2 (ja) | マルチチヤネル共用資源プロセツサ | |
JPS6261149A (ja) | 割り込み制御方式 | |
Kawano et al. | Fine-grain multi-thread processor architecture for massively parallel processing | |
JPS5916071A (ja) | 並列処理システム | |
US20250103552A1 (en) | Time multiplexing technique to transform single core processor in a multicore processor | |
KR880001399B1 (ko) | 정보 처리 장치 | |
JPH10171770A (ja) | マルチプロセッサシステム | |
JP2643116B2 (ja) | 主記憶制御装置 | |
KR900001999B1 (ko) | 멀티프로세서 시스템(multiprocessor system) | |
JP2731740B2 (ja) | 通信レジスタ付並列計算機 | |
JPS6217777B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
JPS59111557A (ja) | アドレス変換装置 | |
JPS6240737B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
JP2504535B2 (ja) | バスユニットの構成方法 | |
JPS60142744A (ja) | 多重言語処理システム | |
TWI308718B (en) | Arbitrating structure and method responding to interrupt service request for use in multi-processor system | |
JPH0341547A (ja) | マルチプロセッサ構成方式 | |
JP2000067008A (ja) | マルチプロセッサシステム | |
JPH01134546A (ja) | 演算処理装置 |