JPS6259479B2 - - Google Patents

Info

Publication number
JPS6259479B2
JPS6259479B2 JP2168479A JP2168479A JPS6259479B2 JP S6259479 B2 JPS6259479 B2 JP S6259479B2 JP 2168479 A JP2168479 A JP 2168479A JP 2168479 A JP2168479 A JP 2168479A JP S6259479 B2 JPS6259479 B2 JP S6259479B2
Authority
JP
Japan
Prior art keywords
cut
parallel lines
wiring
printed
laminated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP2168479A
Other languages
English (en)
Japanese (ja)
Other versions
JPS55115398A (en
Inventor
Takenori Hide
Shinji Nishio
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Niterra Co Ltd
Original Assignee
NGK Spark Plug Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NGK Spark Plug Co Ltd filed Critical NGK Spark Plug Co Ltd
Priority to JP2168479A priority Critical patent/JPS55115398A/ja
Publication of JPS55115398A publication Critical patent/JPS55115398A/ja
Publication of JPS6259479B2 publication Critical patent/JPS6259479B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Laminated Bodies (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
JP2168479A 1979-02-26 1979-02-26 Method of manufacturing high density multilayer circuit board Granted JPS55115398A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2168479A JPS55115398A (en) 1979-02-26 1979-02-26 Method of manufacturing high density multilayer circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2168479A JPS55115398A (en) 1979-02-26 1979-02-26 Method of manufacturing high density multilayer circuit board

Publications (2)

Publication Number Publication Date
JPS55115398A JPS55115398A (en) 1980-09-05
JPS6259479B2 true JPS6259479B2 (ko) 1987-12-11

Family

ID=12061883

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2168479A Granted JPS55115398A (en) 1979-02-26 1979-02-26 Method of manufacturing high density multilayer circuit board

Country Status (1)

Country Link
JP (1) JPS55115398A (ko)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2658726B2 (ja) * 1991-09-26 1997-09-30 三菱電機株式会社 冷蔵庫

Also Published As

Publication number Publication date
JPS55115398A (en) 1980-09-05

Similar Documents

Publication Publication Date Title
US6205032B1 (en) Low temperature co-fired ceramic with improved registration
JPH0634451B2 (ja) 多層回路の製造方法
US6711029B2 (en) Low temperature co-fired ceramic with improved shrinkage control
JPH0697656A (ja) セラミック多層基板の製造方法
WO2003072325A1 (en) Ceramic multilayer substrate manufacturing method and unfired composite multilayer body
US6846375B2 (en) Method of manufacturing multilayer ceramic wiring board and conductive paste for use
JPS6259479B2 (ko)
JPH06164143A (ja) 多層ハイブリッド回路の製造方法
JPH01298796A (ja) 混成集積回路
JPS6239558B2 (ko)
JP3064751B2 (ja) 多層型ジャンパーチップの製造方法
JPH0786739A (ja) 多層セラミック基板の製造方法
JP2681328B2 (ja) 回路基板の製造方法
JPS63239999A (ja) セラミツク多層積層体の製造方法
JPH0645758A (ja) 多層セラミック基板およびその製造方法
TW200911072A (en) Multi-layer ceramic substrate with embedded cavity and manufacturing method thereof
JPH0563373A (ja) 電力用ハイブリツドicの構造
JP2737652B2 (ja) 多層セラミック基板およびその製造方法
JPH11135945A (ja) 多層セラミック基板の製造方法
JPH0738258A (ja) 多層セラミック焼結体の製造方法
JPH055400B2 (ko)
JP2005136266A (ja) セラミック多層配線基板およびセラミック多層配線基板の製造方法ならびに半導体装置
JPS60102763A (ja) 多層厚膜混成集積回路基板
JPH06349977A (ja) 多層回路基板
JP2001339160A (ja) セラミック多層配線基板の製造方法