JPS6257105B2 - - Google Patents

Info

Publication number
JPS6257105B2
JPS6257105B2 JP54036006A JP3600679A JPS6257105B2 JP S6257105 B2 JPS6257105 B2 JP S6257105B2 JP 54036006 A JP54036006 A JP 54036006A JP 3600679 A JP3600679 A JP 3600679A JP S6257105 B2 JPS6257105 B2 JP S6257105B2
Authority
JP
Japan
Prior art keywords
semiconductor device
electrode
insulating substrate
lead
chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP54036006A
Other languages
English (en)
Japanese (ja)
Other versions
JPS55128848A (en
Inventor
Keiichi Hirai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP3600679A priority Critical patent/JPS55128848A/ja
Publication of JPS55128848A publication Critical patent/JPS55128848A/ja
Publication of JPS6257105B2 publication Critical patent/JPS6257105B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4911Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49111Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires

Landscapes

  • Lead Frames For Integrated Circuits (AREA)
JP3600679A 1979-03-27 1979-03-27 Semiconductor device Granted JPS55128848A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3600679A JPS55128848A (en) 1979-03-27 1979-03-27 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3600679A JPS55128848A (en) 1979-03-27 1979-03-27 Semiconductor device

Publications (2)

Publication Number Publication Date
JPS55128848A JPS55128848A (en) 1980-10-06
JPS6257105B2 true JPS6257105B2 (enrdf_load_stackoverflow) 1987-11-30

Family

ID=12457676

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3600679A Granted JPS55128848A (en) 1979-03-27 1979-03-27 Semiconductor device

Country Status (1)

Country Link
JP (1) JPS55128848A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57115851A (en) * 1981-01-10 1982-07-19 Nec Corp Semiconductor device

Also Published As

Publication number Publication date
JPS55128848A (en) 1980-10-06

Similar Documents

Publication Publication Date Title
US5075759A (en) Surface mounting semiconductor device and method
US5293301A (en) Semiconductor device and lead frame used therein
US5986336A (en) Semiconductor device including a heat radiation plate
JPH03225854A (ja) 半導体デバイス及びその製造方法
JPH0786460A (ja) 半導体装置
US4314270A (en) Hybrid thick film integrated circuit heat dissipating and grounding assembly
US7961470B2 (en) Power amplifier
JP2004071977A (ja) 半導体装置
JP2861956B2 (ja) 高周波デバイスパッケージ及びその製造方法
JP3209977B2 (ja) 半導体モジュ−ル
EP0408904A2 (en) Surface mounting semiconductor device and method
JPS6257105B2 (enrdf_load_stackoverflow)
JPH05198696A (ja) 半導体チップの実装構造
JP2524482B2 (ja) Qfp構造半導体装置
JPH04114455A (ja) 半導体装置及びその実装構造
JP2792377B2 (ja) 半導体装置
JPH0513963A (ja) 電子部品搭載用基板
JP2690248B2 (ja) 表面実装型半導体装置
JP2760167B2 (ja) 電子部品搭載装置
JPH04269841A (ja) 半導体装置
JP2001284503A (ja) 半導体装置
JP3013809B2 (ja) 半導体装置およびその製造方法
JPS5844636Y2 (ja) 混成集積回路装置
JP2806343B2 (ja) マルチチップモジュールおよびそのチップキャリア
JP3235346B2 (ja) Icパッケージ