JPS6247148A - 半導体集積回路装置 - Google Patents

半導体集積回路装置

Info

Publication number
JPS6247148A
JPS6247148A JP60188157A JP18815785A JPS6247148A JP S6247148 A JPS6247148 A JP S6247148A JP 60188157 A JP60188157 A JP 60188157A JP 18815785 A JP18815785 A JP 18815785A JP S6247148 A JPS6247148 A JP S6247148A
Authority
JP
Japan
Prior art keywords
wiring
output
unit
cell
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP60188157A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0571137B2 (cg-RX-API-DMAC7.html
Inventor
Akihiro Sueda
末田　昭洋
Hitoshi Kondo
仁史 近藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP60188157A priority Critical patent/JPS6247148A/ja
Publication of JPS6247148A publication Critical patent/JPS6247148A/ja
Publication of JPH0571137B2 publication Critical patent/JPH0571137B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/90—Masterslice integrated circuits

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
JP60188157A 1985-08-27 1985-08-27 半導体集積回路装置 Granted JPS6247148A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60188157A JPS6247148A (ja) 1985-08-27 1985-08-27 半導体集積回路装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60188157A JPS6247148A (ja) 1985-08-27 1985-08-27 半導体集積回路装置

Publications (2)

Publication Number Publication Date
JPS6247148A true JPS6247148A (ja) 1987-02-28
JPH0571137B2 JPH0571137B2 (cg-RX-API-DMAC7.html) 1993-10-06

Family

ID=16218750

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60188157A Granted JPS6247148A (ja) 1985-08-27 1985-08-27 半導体集積回路装置

Country Status (1)

Country Link
JP (1) JPS6247148A (cg-RX-API-DMAC7.html)

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7503026B2 (en) 2004-12-20 2009-03-10 Panasonic Corporation Cell, standard cell, standard cell library, a placement method using standard cell, and a semiconductor integrated circuit
JP2016136650A (ja) * 2008-07-16 2016-07-28 テラ イノヴェイションズ インコーポレイテッド 動的アレイアーキテクチャにおけるセル位相整合及び配置の方法及びその実施
US9779200B2 (en) 2008-03-27 2017-10-03 Tela Innovations, Inc. Methods for multi-wire routing and apparatus implementing same
US9818747B2 (en) 2007-12-13 2017-11-14 Tela Innovations, Inc. Super-self-aligned contacts and method for making the same
US9859277B2 (en) 2006-03-09 2018-01-02 Tela Innovations, Inc. Methods, structures, and designs for self-aligning local interconnects used in integrated circuits
US9871056B2 (en) 2008-03-13 2018-01-16 Tela Innovations, Inc. Semiconductor chip including integrated circuit having cross-coupled transistor configuration and method for manufacturing the same
US9905576B2 (en) 2006-03-09 2018-02-27 Tela Innovations, Inc. Semiconductor chip including region having rectangular-shaped gate structures and first metal structures
US9917056B2 (en) 2006-03-09 2018-03-13 Tela Innovations, Inc. Coarse grid design methods and structures
US10074640B2 (en) 2007-03-05 2018-09-11 Tela Innovations, Inc. Integrated circuit cell library for multiple patterning
US10230377B2 (en) 2006-03-09 2019-03-12 Tela Innovations, Inc. Circuitry and layouts for XOR and XNOR logic
US10446536B2 (en) 2009-05-06 2019-10-15 Tela Innovations, Inc. Cell circuit and layout with linear finfet structures

Cited By (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7503026B2 (en) 2004-12-20 2009-03-10 Panasonic Corporation Cell, standard cell, standard cell library, a placement method using standard cell, and a semiconductor integrated circuit
US10230377B2 (en) 2006-03-09 2019-03-12 Tela Innovations, Inc. Circuitry and layouts for XOR and XNOR logic
US10217763B2 (en) 2006-03-09 2019-02-26 Tela Innovations, Inc. Semiconductor chip having region including gate electrode features of rectangular shape on gate horizontal grid and first-metal structures of rectangular shape on at least eight first-metal gridlines of first-metal vertical grid
US10186523B2 (en) 2006-03-09 2019-01-22 Tela Innovations, Inc. Semiconductor chip having region including gate electrode features formed in part from rectangular layout shapes on gate horizontal grid and first-metal structures formed in part from rectangular layout shapes on at least eight first-metal gridlines of first-metal vertical grid
US9859277B2 (en) 2006-03-09 2018-01-02 Tela Innovations, Inc. Methods, structures, and designs for self-aligning local interconnects used in integrated circuits
US10141334B2 (en) 2006-03-09 2018-11-27 Tela Innovations, Inc. Semiconductor chip including region having rectangular-shaped gate structures and first-metal structures
US9905576B2 (en) 2006-03-09 2018-02-27 Tela Innovations, Inc. Semiconductor chip including region having rectangular-shaped gate structures and first metal structures
US10141335B2 (en) 2006-03-09 2018-11-27 Tela Innovations, Inc. Semiconductor CIP including region having rectangular-shaped gate structures and first metal structures
US9917056B2 (en) 2006-03-09 2018-03-13 Tela Innovations, Inc. Coarse grid design methods and structures
US10074640B2 (en) 2007-03-05 2018-09-11 Tela Innovations, Inc. Integrated circuit cell library for multiple patterning
US9910950B2 (en) 2007-03-07 2018-03-06 Tela Innovations, Inc. Methods for cell phasing and placement in dynamic array architecture and implementation of the same
US10734383B2 (en) 2007-10-26 2020-08-04 Tela Innovations, Inc. Methods, structures, and designs for self-aligning local interconnects used in integrated circuits
US9818747B2 (en) 2007-12-13 2017-11-14 Tela Innovations, Inc. Super-self-aligned contacts and method for making the same
US10461081B2 (en) 2007-12-13 2019-10-29 Tel Innovations, Inc. Super-self-aligned contacts and method for making the same
US10020321B2 (en) 2008-03-13 2018-07-10 Tela Innovations, Inc. Cross-coupled transistor circuit defined on two gate electrode tracks
US9871056B2 (en) 2008-03-13 2018-01-16 Tela Innovations, Inc. Semiconductor chip including integrated circuit having cross-coupled transistor configuration and method for manufacturing the same
US10651200B2 (en) 2008-03-13 2020-05-12 Tela Innovations, Inc. Cross-coupled transistor circuit defined on three gate electrode tracks
US10658385B2 (en) 2008-03-13 2020-05-19 Tela Innovations, Inc. Cross-coupled transistor circuit defined on four gate electrode tracks
US10727252B2 (en) 2008-03-13 2020-07-28 Tela Innovations, Inc. Semiconductor chip including integrated circuit having cross-coupled transistor configuration and method for manufacturing the same
US9779200B2 (en) 2008-03-27 2017-10-03 Tela Innovations, Inc. Methods for multi-wire routing and apparatus implementing same
JP2016136650A (ja) * 2008-07-16 2016-07-28 テラ イノヴェイションズ インコーポレイテッド 動的アレイアーキテクチャにおけるセル位相整合及び配置の方法及びその実施
US10446536B2 (en) 2009-05-06 2019-10-15 Tela Innovations, Inc. Cell circuit and layout with linear finfet structures

Also Published As

Publication number Publication date
JPH0571137B2 (cg-RX-API-DMAC7.html) 1993-10-06

Similar Documents

Publication Publication Date Title
KR900000202B1 (ko) 반도체 집적회로 및 그 회로 패턴 설계방법
KR100732923B1 (ko) 기본 셀, 반도체 집적 회로 장치, 배선 방법 및 배선 장치
JPH10335612A (ja) 高密度ゲートアレイセル構造およびその製造方法
EP0026233B1 (en) Semiconductor integrated circuit and wiring method therefor
KR970008363B1 (ko) 트리밍 회로
JPS6247148A (ja) 半導体集積回路装置
JPH0750817B2 (ja) 配線相互接続構造体
US6539530B1 (en) Method of designing semiconductor integrated circuit and semiconductor integrated circuit
JP2001127162A (ja) 半導体集積回路
JP2001306641A (ja) 半導体集積回路の自動配置配線方法
JP3281234B2 (ja) 半導体集積回路装置及びその製造方法
JPH07249747A (ja) スタンダードセルを有する半導体装置
KR0134854B1 (ko) 반도체 장치의 설계장치 및 방법
JPH1041393A (ja) 半導体スタンダードセル及びその配置配線方法
JP6836137B2 (ja) 半導体装置及びそのレイアウト設計方法
US6760896B2 (en) Process layout of buffer modules in integrated circuits
JP4535311B2 (ja) 半導体装置の配線構造
JPS61240652A (ja) 半導体集積回路装置
JPS6247149A (ja) 半導体集積回路装置の製造方法
JP2803800B2 (ja) 半導体集積回路装置の配線方法
JPH10107145A (ja) 半導体集積回路
JPH05343653A (ja) 半導体集積回路装置及びその配線方法
JP2664204B2 (ja) Ｍｏｓトランジスタ間の配線方法
JPH06112450A (ja) 半導体集積回路のブロックレイアウト方法
JP2682408B2 (ja) 半導体集積回路のレイアウト方法

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term