JPS6244660B2 - - Google Patents

Info

Publication number
JPS6244660B2
JPS6244660B2 JP56142313A JP14231381A JPS6244660B2 JP S6244660 B2 JPS6244660 B2 JP S6244660B2 JP 56142313 A JP56142313 A JP 56142313A JP 14231381 A JP14231381 A JP 14231381A JP S6244660 B2 JPS6244660 B2 JP S6244660B2
Authority
JP
Japan
Prior art keywords
register
cycle
carry
contents
result
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56142313A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5844537A (ja
Inventor
Shigeo Sawada
Hideaki Shibata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP14231381A priority Critical patent/JPS5844537A/ja
Publication of JPS5844537A publication Critical patent/JPS5844537A/ja
Publication of JPS6244660B2 publication Critical patent/JPS6244660B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/491—Computations with decimal numbers radix 12 or 20.
    • G06F7/4915—Multiplying; Dividing
    • G06F7/4917—Dividing

Landscapes

  • Engineering & Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
JP14231381A 1981-09-11 1981-09-11 １０進除算装置 Granted JPS5844537A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14231381A JPS5844537A (ja) 1981-09-11 1981-09-11 １０進除算装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14231381A JPS5844537A (ja) 1981-09-11 1981-09-11 １０進除算装置

Publications (2)

Publication Number Publication Date
JPS5844537A JPS5844537A (ja) 1983-03-15
JPS6244660B2 true JPS6244660B2 (enrdf_load_stackoverflow) 1987-09-22

Family

ID=15312446

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14231381A Granted JPS5844537A (ja) 1981-09-11 1981-09-11 １０進除算装置

Country Status (1)

Country Link
JP (1) JPS5844537A (enrdf_load_stackoverflow)

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52144936A (en) * 1976-05-28 1977-12-02 Fujitsu Ltd Decimal system division system
JPS6029977B2 (ja) * 1979-01-10 1985-07-13 株式会社日立製作所 ２進演算回路

Also Published As

Publication number Publication date
JPS5844537A (ja) 1983-03-15

Similar Documents

Publication Publication Date Title
US6049815A (en) Method and apparatus for finite field multiplication
US5065352A (en) Divide apparatus employing multiplier with overlapped partial quotients
US20010054053A1 (en) Method and apparatus for finite field multiplication
JP2502836B2 (ja) 除算回路の前処理装置
US4692891A (en) Coded decimal non-restoring divider
US20210064340A1 (en) Arithmetic circuit
JPS6248857B2 (enrdf_load_stackoverflow)
JPS6244660B2 (enrdf_load_stackoverflow)
JPH0628155A (ja) 除算方法および除算装置
JPH02194430A (ja) 除算器
US3551662A (en) Square root apparatus
JPS60247736A (ja) 除算回路
JP2664750B2 (ja) 演算装置及び演算処理方法
JPS6155691B2 (enrdf_load_stackoverflow)
SU744583A1 (ru) Устройство дл обнаружени и исправлени ошибок арифметических операций
SU997031A1 (ru) Устройство дл умножени
JP3477866B2 (ja) 除算器の除算方法
JPS60246437A (ja) 除算回路
SU633015A1 (ru) Цифровое устройство дл вычислени показательных функций
JPH0368415B2 (enrdf_load_stackoverflow)
JP2726479B2 (ja) 除算装置
SU748409A1 (ru) Устройство дл умножени двоично- дес тичных чисел
SU560229A1 (ru) Устройство дл вычислени элементарных функций
JPS60247735A (ja) １０進乗算回路
JPH05324274A (ja) ２進１０進変換装置