JPS6244292B2 - - Google Patents

Info

Publication number
JPS6244292B2
JPS6244292B2 JP56122984A JP12298481A JPS6244292B2 JP S6244292 B2 JPS6244292 B2 JP S6244292B2 JP 56122984 A JP56122984 A JP 56122984A JP 12298481 A JP12298481 A JP 12298481A JP S6244292 B2 JPS6244292 B2 JP S6244292B2
Authority
JP
Japan
Prior art keywords
operand
bytes
byte
operands
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56122984A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5824941A (ja
Inventor
Motonori Nagafuji
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP56122984A priority Critical patent/JPS5824941A/ja
Priority to GB08222279A priority patent/GB2104260B/en
Priority to US06/404,648 priority patent/US4542476A/en
Priority to DE3229452A priority patent/DE3229452C2/de
Publication of JPS5824941A publication Critical patent/JPS5824941A/ja
Publication of JPS6244292B2 publication Critical patent/JPS6244292B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/491—Computations with decimal numbers radix 12 or 20.
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/57—Arithmetic logic units [ALU], i.e. arrangements or devices for performing two or more of the operations covered by groups G06F7/483 – G06F7/556 or for performing logical operations
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/3808—Details concerning the type of numbers or the way they are handled
    • G06F2207/3812—Devices capable of handling different types of numbers
    • G06F2207/3816—Accepting numbers of variable word length

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Executing Machine-Instructions (AREA)
  • Advance Control (AREA)
JP56122984A 1981-08-07 1981-08-07 演算装置 Granted JPS5824941A (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP56122984A JPS5824941A (ja) 1981-08-07 1981-08-07 演算装置
GB08222279A GB2104260B (en) 1981-08-07 1982-08-02 Arithmatic logic unit
US06/404,648 US4542476A (en) 1981-08-07 1982-08-03 Arithmetic logic unit
DE3229452A DE3229452C2 (de) 1981-08-07 1982-08-06 Anordnung zur Durchführung von arithmetischen und logischen Operationen

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56122984A JPS5824941A (ja) 1981-08-07 1981-08-07 演算装置

Publications (2)

Publication Number Publication Date
JPS5824941A JPS5824941A (ja) 1983-02-15
JPS6244292B2 true JPS6244292B2 (enExample) 1987-09-19

Family

ID=14849413

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56122984A Granted JPS5824941A (ja) 1981-08-07 1981-08-07 演算装置

Country Status (4)

Country Link
US (1) US4542476A (enExample)
JP (1) JPS5824941A (enExample)
DE (1) DE3229452C2 (enExample)
GB (1) GB2104260B (enExample)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4893235A (en) * 1983-10-03 1990-01-09 Digital Equipment Corporation Central processing unit for a digital computer
US4761755A (en) * 1984-07-11 1988-08-02 Prime Computer, Inc. Data processing system and method having an improved arithmetic unit
JPS6186838A (ja) * 1984-10-05 1986-05-02 Hitachi Ltd ビツト演算処理装置
DE3770353D1 (de) * 1986-07-11 1991-07-04 Siemens Ag Verfahren und anordnung zur verknuepfung von operanden variabler laenge in datenverarbeitungsanlagen.
US4914617A (en) * 1987-06-26 1990-04-03 International Business Machines Corporation High performance parallel binary byte adder
US4926355A (en) * 1987-07-02 1990-05-15 General Datacomm, Inc. Digital signal processor architecture with an ALU and a serial processing section operating in parallel
US4888722A (en) * 1987-07-02 1989-12-19 General Datacomm, Inc. Parallel arithmetic-logic unit for as an element of digital signal processor
US5307474A (en) * 1987-09-30 1994-04-26 Mitsubishi Denki Kabushiki Kaisha Apparatus and method for processing literal operand computer instructions
JP2504847B2 (ja) * 1989-10-27 1996-06-05 甲府日本電気株式会社 １０進デ―タのチェック回路
US5201056A (en) * 1990-05-02 1993-04-06 Motorola, Inc. RISC microprocessor architecture with multi-bit tag extended instructions for selectively attaching tag from either instruction or input data to arithmetic operation output
US7395298B2 (en) 1995-08-31 2008-07-01 Intel Corporation Method and apparatus for performing multiply-add operations on packed data
US6385634B1 (en) 1995-08-31 2002-05-07 Intel Corporation Method for performing multiply-add operations on packed data
US6230253B1 (en) * 1998-03-31 2001-05-08 Intel Corporation Executing partial-width packed data instructions
US6230257B1 (en) 1998-03-31 2001-05-08 Intel Corporation Method and apparatus for staggering execution of a single packed data instruction using the same circuit
US6442676B1 (en) * 1999-06-30 2002-08-27 Bull Hn Information Systems Inc. Processor with different width functional units ignoring extra bits of bus wider than instruction width
US20030037085A1 (en) * 2001-08-20 2003-02-20 Sandbote Sam B. Field processing unit
US7430578B2 (en) 2001-10-29 2008-09-30 Intel Corporation Method and apparatus for performing multiply-add operations on packed byte data
US7320013B2 (en) * 2002-12-12 2008-01-15 Adaptec, Inc. Method and apparatus for aligning operands for a processor
US7716267B2 (en) * 2004-08-30 2010-05-11 Casio Computer Co., Ltd. Decimal computing apparatus, electronic device connectable decimal computing apparatus, arithmetic operation apparatus, arithmetic operation control apparatus, and program-recorded recording medium
US20150378726A1 (en) * 2014-06-27 2015-12-31 Oracle International Corporation Implementation for a high performance bcd divider

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2253415A5 (enExample) * 1973-12-04 1975-06-27 Cii
US3916388A (en) * 1974-05-30 1975-10-28 Ibm Shifting apparatus for automatic data alignment
US4021655A (en) * 1976-03-30 1977-05-03 International Business Machines Corporation Oversized data detection hardware for data processors which store data at variable length destinations
US4276596A (en) * 1979-01-02 1981-06-30 Honeywell Information Systems Inc. Short operand alignment and merge operation
DE2806452C3 (de) * 1978-02-15 1981-11-12 Ščetinin, Jurij Ivanovič Anordnung zur Verarbeitung von Mehrbytefeldern mit Daten veränderlicher Länge
US4224682A (en) * 1979-01-02 1980-09-23 Honeywell Information Systems Inc. Pointer for defining the data by controlling merge switches
DE3040931C1 (de) * 1980-10-30 1982-04-29 Siemens AG, 1000 Berlin und 8000 München Verfahren und Anordnung zur Verknuepfung von Operanden variabler Laenge in Datenverarbeitungsanlagen
US4384340A (en) * 1980-12-24 1983-05-17 Honeywell Information Systems Inc. Data processor having apparatus for controlling the selection of decimal digits of an operand when executing decimal arithmetic instructions

Also Published As

Publication number Publication date
DE3229452C2 (de) 1989-11-02
JPS5824941A (ja) 1983-02-15
DE3229452A1 (de) 1983-06-01
GB2104260B (en) 1985-12-11
GB2104260A (en) 1983-03-02
US4542476A (en) 1985-09-17

Similar Documents

Publication Publication Date Title
JPS6244292B2 (enExample)
US5991785A (en) Determining an extremum value and its index in an array using a dual-accumulation processor
US4456955A (en) Alignment of one operand of a two operand arithmetic unit
KR950006580B1 (ko) 나눗셈연산장치
JPH05250146A (ja) 整数累乗処理を行なうための回路及び方法
US5337265A (en) Apparatus for executing add/sub operations between IEEE standard floating-point numbers
JPH0479015B2 (enExample)
JPH09146924A (ja) 演算方法、演算装置及びマイクロプロセッサ
JPS608933A (ja) 演算処理装置
JP2004013519A (ja) 演算方法および演算回路
JPS6141014B2 (enExample)
JP2664750B2 (ja) 演算装置及び演算処理方法
US5208769A (en) Unsigned integer multiply/divide circuit
JP3638218B2 (ja) シフト機能付きａｌｕ命令を持つマイクロプロセッサ
JP3201097B2 (ja) 乗算器における乗算処方方法
JP2722493B2 (ja) レジスタ割り付け処理方法
JPS6259828B2 (enExample)
KR19990061571A (ko) 디지털 신호 처리기의 연산장치
JPS63254525A (ja) 除算装置
JPH0215089B2 (enExample)
JPS59201144A (ja) １０進数演算回路
JPS63278141A (ja) 除算回路
JPS61101835A (ja) 除算回路
JPH0553759A (ja) 固定小数点演算ユニツト
JPS5854445A (ja) ２進デ−タの桁合せ方法