JPS6243550B2 - - Google Patents
Info
- Publication number
- JPS6243550B2 JPS6243550B2 JP53017153A JP1715378A JPS6243550B2 JP S6243550 B2 JPS6243550 B2 JP S6243550B2 JP 53017153 A JP53017153 A JP 53017153A JP 1715378 A JP1715378 A JP 1715378A JP S6243550 B2 JPS6243550 B2 JP S6243550B2
- Authority
- JP
- Japan
- Prior art keywords
- gate electrode
- forming
- oxide film
- film
- control gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1715378A JPS54109784A (en) | 1978-02-16 | 1978-02-16 | Manufacture of semiconductor device |
| DE2847305A DE2847305C2 (de) | 1977-10-31 | 1978-10-31 | Verfahren zur Herstellung einer Halbleiterspeichervorrichtung mit schwebender Gateelektrode |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1715378A JPS54109784A (en) | 1978-02-16 | 1978-02-16 | Manufacture of semiconductor device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS54109784A JPS54109784A (en) | 1979-08-28 |
| JPS6243550B2 true JPS6243550B2 (enExample) | 1987-09-14 |
Family
ID=11936028
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1715378A Granted JPS54109784A (en) | 1977-10-31 | 1978-02-16 | Manufacture of semiconductor device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS54109784A (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100546201B1 (ko) * | 1999-06-30 | 2006-01-24 | 주식회사 하이닉스반도체 | 스택 게이트 플래쉬 이이피롬 셀의 제조 방법 |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| IN140846B (enExample) * | 1973-08-06 | 1976-12-25 | Rca Corp | |
| JPS5075775A (enExample) * | 1973-11-06 | 1975-06-21 | ||
| JPS5910074B2 (ja) * | 1975-06-18 | 1984-03-06 | 株式会社日立製作所 | 半導体不揮発性記憶装置 |
| JPS53124084A (en) * | 1977-04-06 | 1978-10-30 | Hitachi Ltd | Semiconductor memory device containing floating type poly silicon layer and its manufacture |
-
1978
- 1978-02-16 JP JP1715378A patent/JPS54109784A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS54109784A (en) | 1979-08-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4035906A (en) | Silicon gate CCD structure | |
| JPH06112501A (ja) | 不揮発性半導体メモリ装置及びその製造方法 | |
| JPH0640582B2 (ja) | 絶縁ゲ−ト電界効果トランジスタの製造方法 | |
| US5569945A (en) | Stepped floating gate EPROM device | |
| JPH11135654A (ja) | スプリット・ゲート型フラッシュ・メモリー セルの構造 | |
| JPH08204039A (ja) | 半導体集積回路装置及びその製造方法 | |
| US6355525B1 (en) | Method of producing non-volatile semiconductor memory device having a floating gate with protruding conductive side-wall portions | |
| US4656729A (en) | Dual electron injection structure and process with self-limiting oxidation barrier | |
| US4229755A (en) | Fabrication of very large scale integrated circuits containing N-channel silicon gate nonvolatile memory elements | |
| GB2080024A (en) | Semiconductor Device and Method for Fabricating the Same | |
| US4027382A (en) | Silicon gate CCD structure | |
| JPS6135710B2 (enExample) | ||
| US4167017A (en) | CCD structures with surface potential asymmetry beneath the phase electrodes | |
| JPS6255710B2 (enExample) | ||
| US4027381A (en) | Silicon gate ccd structure | |
| JPH06104451A (ja) | 不揮発性半導体記憶装置 | |
| JPS6243550B2 (enExample) | ||
| JPS6161470A (ja) | 不揮発性半導体記憶装置 | |
| JPS6041876B2 (ja) | 絶縁ゲ−ト型電界効果トランジスタの製造方法 | |
| KR900004731B1 (ko) | 불휘발성 반도체 장치와 그 제조방법 | |
| JP2604863B2 (ja) | 半導体不揮発性メモリー素子の製造方法 | |
| JP2605310B2 (ja) | 不揮発性メモリセルの製造方法 | |
| JP2875109B2 (ja) | 不揮発性半導体記憶装置およびその製造方法 | |
| JP3141520B2 (ja) | 不揮発性記憶素子の製造方法 | |
| JPH0697456A (ja) | 不揮発性半導体メモリ |