JPS6135710B2 - - Google Patents
Info
- Publication number
- JPS6135710B2 JPS6135710B2 JP53017155A JP1715578A JPS6135710B2 JP S6135710 B2 JPS6135710 B2 JP S6135710B2 JP 53017155 A JP53017155 A JP 53017155A JP 1715578 A JP1715578 A JP 1715578A JP S6135710 B2 JPS6135710 B2 JP S6135710B2
- Authority
- JP
- Japan
- Prior art keywords
- insulating film
- gate electrode
- forming
- substrate
- region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1715578A JPS54109785A (en) | 1978-02-16 | 1978-02-16 | Semiconductor device |
| DE2847305A DE2847305C2 (de) | 1977-10-31 | 1978-10-31 | Verfahren zur Herstellung einer Halbleiterspeichervorrichtung mit schwebender Gateelektrode |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1715578A JPS54109785A (en) | 1978-02-16 | 1978-02-16 | Semiconductor device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS54109785A JPS54109785A (en) | 1979-08-28 |
| JPS6135710B2 true JPS6135710B2 (enExample) | 1986-08-14 |
Family
ID=11936081
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1715578A Granted JPS54109785A (en) | 1977-10-31 | 1978-02-16 | Semiconductor device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS54109785A (enExample) |
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH01171712A (ja) * | 1987-12-26 | 1989-07-06 | Osaka Diamond Ind Co Ltd | 微細孔の加工法並びに加工用ドリル |
| EP3534158A1 (en) | 2018-03-01 | 2019-09-04 | Shimadzu Corporation | Method for preparing sample and analysis method |
| EP3614150A1 (en) | 2018-08-24 | 2020-02-26 | Shimadzu Corporation | Method for preparing analytical sample, analysis method, and kit for preparing analytical sample |
| EP3628690A1 (en) | 2018-08-24 | 2020-04-01 | Shimadzu Corporation | Method for preparing analytical sample, analysis method, and kit for preparing analytical sample |
| EP3632936A1 (en) | 2018-10-03 | 2020-04-08 | Shimadzu Corporation | Method for preparing analytical sample, analysis method, and kit for preparing analytical sample |
| WO2021010221A1 (ja) | 2019-07-12 | 2021-01-21 | 株式会社島津製作所 | 分析用試料の調製方法、分析方法および分析用試料の調製用キット |
| WO2021014958A1 (ja) * | 2019-07-23 | 2021-01-28 | 株式会社島津製作所 | 質量分析方法、質量分析装置およびプログラム |
| EP3812767A1 (en) | 2019-10-21 | 2021-04-28 | Shimadzu Corporation | Method for preparing analysis sample, analysis method, and kit for preparing analysis sample |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5075775A (enExample) * | 1973-11-06 | 1975-06-21 | ||
| GB1540450A (en) * | 1975-10-29 | 1979-02-14 | Intel Corp | Self-aligning double polycrystalline silicon etching process |
-
1978
- 1978-02-16 JP JP1715578A patent/JPS54109785A/ja active Granted
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH01171712A (ja) * | 1987-12-26 | 1989-07-06 | Osaka Diamond Ind Co Ltd | 微細孔の加工法並びに加工用ドリル |
| EP3534158A1 (en) | 2018-03-01 | 2019-09-04 | Shimadzu Corporation | Method for preparing sample and analysis method |
| EP3614150A1 (en) | 2018-08-24 | 2020-02-26 | Shimadzu Corporation | Method for preparing analytical sample, analysis method, and kit for preparing analytical sample |
| EP3628690A1 (en) | 2018-08-24 | 2020-04-01 | Shimadzu Corporation | Method for preparing analytical sample, analysis method, and kit for preparing analytical sample |
| EP3632936A1 (en) | 2018-10-03 | 2020-04-08 | Shimadzu Corporation | Method for preparing analytical sample, analysis method, and kit for preparing analytical sample |
| WO2021010221A1 (ja) | 2019-07-12 | 2021-01-21 | 株式会社島津製作所 | 分析用試料の調製方法、分析方法および分析用試料の調製用キット |
| WO2021014958A1 (ja) * | 2019-07-23 | 2021-01-28 | 株式会社島津製作所 | 質量分析方法、質量分析装置およびプログラム |
| EP3812767A1 (en) | 2019-10-21 | 2021-04-28 | Shimadzu Corporation | Method for preparing analysis sample, analysis method, and kit for preparing analysis sample |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS54109785A (en) | 1979-08-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4947232A (en) | High voltage MOS transistor | |
| JP2577330B2 (ja) | 両面ゲ−ト静電誘導サイリスタの製造方法 | |
| US5656522A (en) | Method of manufacturing a semiconductor integrated circuit device having single-element type non-volatile memory elements | |
| JP3788552B2 (ja) | 分割ゲートフラッシュメモリーセル構造 | |
| JPH039631B2 (enExample) | ||
| JPS59124158A (ja) | Fetメモリ素子の形成方法 | |
| US5395779A (en) | Process of manufacture of split gate EPROM device | |
| JPH04309234A (ja) | 半導体装置及びその製造方法 | |
| JPS5897877A (ja) | 薄膜mosフオト・トランジスタおよびその製造方法ならびに駆動方法 | |
| JPH02166762A (ja) | コンパクトcmosデバイス及びその製造方法 | |
| US4656729A (en) | Dual electron injection structure and process with self-limiting oxidation barrier | |
| JPS6135710B2 (enExample) | ||
| GB2027993A (en) | Method of fabricating an integrated circuit | |
| US3923553A (en) | Method of manufacturing lateral or field-effect transistors | |
| JPS6255710B2 (enExample) | ||
| JPS6110996B2 (enExample) | ||
| JPS6041876B2 (ja) | 絶縁ゲ−ト型電界効果トランジスタの製造方法 | |
| JP3535542B2 (ja) | 半導体メモリ装置及びその製造方法 | |
| JP2956143B2 (ja) | 絶縁ゲート電界効果トランジスタの製造方法 | |
| JP2950557B2 (ja) | 半導体装置およびその製造方法 | |
| JPS61119078A (ja) | Mos型半導体装置 | |
| JPS6243550B2 (enExample) | ||
| JP3636475B2 (ja) | リードオンリーメモリセル装置 | |
| JPH01143357A (ja) | 半導体装置およびその製法 | |
| JP2797466B2 (ja) | 不揮発性半導体記憶装置 |