JPS6238738B2 - - Google Patents

Info

Publication number
JPS6238738B2
JPS6238738B2 JP55104820A JP10482080A JPS6238738B2 JP S6238738 B2 JPS6238738 B2 JP S6238738B2 JP 55104820 A JP55104820 A JP 55104820A JP 10482080 A JP10482080 A JP 10482080A JP S6238738 B2 JPS6238738 B2 JP S6238738B2
Authority
JP
Japan
Prior art keywords
interrupt
memory
program
stored
processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55104820A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5730050A (en
Inventor
Yukio Ootsuka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP10482080A priority Critical patent/JPS5730050A/ja
Publication of JPS5730050A publication Critical patent/JPS5730050A/ja
Publication of JPS6238738B2 publication Critical patent/JPS6238738B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP10482080A 1980-07-30 1980-07-30 Interruption control system Granted JPS5730050A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10482080A JPS5730050A (en) 1980-07-30 1980-07-30 Interruption control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10482080A JPS5730050A (en) 1980-07-30 1980-07-30 Interruption control system

Publications (2)

Publication Number Publication Date
JPS5730050A JPS5730050A (en) 1982-02-18
JPS6238738B2 true JPS6238738B2 (ko) 1987-08-19

Family

ID=14391030

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10482080A Granted JPS5730050A (en) 1980-07-30 1980-07-30 Interruption control system

Country Status (1)

Country Link
JP (1) JPS5730050A (ko)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59136860A (ja) * 1983-01-27 1984-08-06 Matsushita Electric Ind Co Ltd デイスク制御装置
JPS60191335A (ja) * 1984-03-13 1985-09-28 Canon Inc 割り込み処理システム及びその為のメモリカ−トリツジ
JPS6314241A (ja) * 1986-07-04 1988-01-21 Hitachi Ltd メモリ拡張方式
US5146581A (en) * 1988-02-24 1992-09-08 Sanyo Electric Co., Ltd. Subprogram executing data processing system having bank switching control storing in the same address area in each of memory banks
JPH01237732A (ja) * 1988-03-17 1989-09-22 Sharp Corp 制御装置
JPH0289144A (ja) * 1988-09-26 1990-03-29 Toshiba Corp データ処理装置

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5384631A (en) * 1976-12-29 1978-07-26 Fujitsu Ltd Address assigning system of memory unit

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4839836U (ko) * 1971-09-14 1973-05-18

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5384631A (en) * 1976-12-29 1978-07-26 Fujitsu Ltd Address assigning system of memory unit

Also Published As

Publication number Publication date
JPS5730050A (en) 1982-02-18

Similar Documents

Publication Publication Date Title
JPH0326414B2 (ko)
US4701847A (en) Adaptive instruction sequence synthesizer and process
JPS6238738B2 (ko)
JP2514963B2 (ja) デ―タ処理装置
JPH056281A (ja) 情報処理装置
JPS6049337B2 (ja) パイプライン制御方式
KR900015005A (ko) 링 축소 로직 매카니즘
JP2637070B2 (ja) マイクロ命令先頭アドレス生成方式
JPH0241770B2 (ko)
JP2731618B2 (ja) エミュレータ
JPS5958549A (ja) マイクロプログラム制御方式
JPH0340075A (ja) マイクロコンピュータ
JPS61133440A (ja) デ−タ処理装置
JPH1027153A (ja) バス転送装置
JPS61267135A (ja) デ−タ処理装置
JPS60126731A (ja) プログラム制御方法
JPH0683986A (ja) シングルチップ・マイクロコンピュータ
JPH0221613B2 (ko)
JPH0682321B2 (ja) マイクロ制御装置
JPS5936852A (ja) 演算装置
JPS6247745A (ja) マイクロプログラム制御方式
JPS63104144A (ja) 高速コンテクスト切替装置
JPS62296236A (ja) マイクロプロセツサの割り込み処理装置
JPS60105048A (ja) マイクロプログラム制御方式
JPH0740223B2 (ja) シ−ケンサによるマイクロプログラム制御装置