JPS6235145B2 - - Google Patents
Info
- Publication number
- JPS6235145B2 JPS6235145B2 JP17960182A JP17960182A JPS6235145B2 JP S6235145 B2 JPS6235145 B2 JP S6235145B2 JP 17960182 A JP17960182 A JP 17960182A JP 17960182 A JP17960182 A JP 17960182A JP S6235145 B2 JPS6235145 B2 JP S6235145B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- input
- circuit
- output
- processing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/26—Functional testing
- G06F11/261—Functional testing by simulating additional hardware, e.g. fault simulation
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Management, Administration, Business Operations System, And Electronic Commerce (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57179601A JPS5969850A (ja) | 1982-10-13 | 1982-10-13 | 図的言語を用いた回路シミユレ−シヨン方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57179601A JPS5969850A (ja) | 1982-10-13 | 1982-10-13 | 図的言語を用いた回路シミユレ−シヨン方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5969850A JPS5969850A (ja) | 1984-04-20 |
JPS6235145B2 true JPS6235145B2 (enrdf_load_stackoverflow) | 1987-07-30 |
Family
ID=16068590
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57179601A Granted JPS5969850A (ja) | 1982-10-13 | 1982-10-13 | 図的言語を用いた回路シミユレ−シヨン方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5969850A (enrdf_load_stackoverflow) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6267667A (ja) * | 1985-09-20 | 1987-03-27 | Toshiba Corp | 管網図デ−タ入力装置 |
JP5300086B2 (ja) * | 2010-03-31 | 2013-09-25 | 東芝ソリューション株式会社 | 開発支援プログラム、開発支援装置およびシステム開発方法 |
-
1982
- 1982-10-13 JP JP57179601A patent/JPS5969850A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5969850A (ja) | 1984-04-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3027009B2 (ja) | 設計取り込みシステム | |
JP2862886B2 (ja) | Asic用計算機支援設計システム | |
US6996788B2 (en) | Hardware-operation description conversion method and program therefor | |
US20160299998A1 (en) | Logic circuit generation device and method | |
EP0021404A1 (en) | Computing system for the simulation of logic operations | |
CN112613259B (zh) | 片上系统后仿真方法、装置及电子设备 | |
US5912819A (en) | Method for designing an architectural system | |
JPH05205005A (ja) | ロジック・シミュレーション・マシン用ホスト・インタフェース | |
JPS63145549A (ja) | 論理回路シミユレ−シヨン方法 | |
WO1999009497A1 (fr) | Procede d'extraction de caracteristiques de synchronisation de circuits a transistors, support de stockage stockant une bibliotheque de caracteristiques de synchronisation, procede de conception de lsi et procede d'extraction par grille | |
JPH05101141A (ja) | 高位合成装置 | |
JPS6235145B2 (enrdf_load_stackoverflow) | ||
Shang et al. | Asynchronous system synthesis based on direct mapping using VHDL and Petri nets | |
CN103136032A (zh) | 一种多核体系并行仿真系统 | |
JPS6311715B2 (enrdf_load_stackoverflow) | ||
CN106557312B (zh) | 程序开发支援装置以及程序开发支援软件 | |
JP2508620B2 (ja) | 論理回路シミュレ―ション装置 | |
JPH1091677A (ja) | シミュレーション/エミュレーションの効率を増すための論理変換方法 | |
JP3212709B2 (ja) | ロジックシミュレーション装置 | |
JPH05250437A (ja) | 論理回路自動生成装置 | |
CN117271429A (zh) | 一种fpga异构加速计算系统及方法 | |
JPS6235699B2 (enrdf_load_stackoverflow) | ||
JP2729061B2 (ja) | シミュレーション装置のゼロ遅延演算処理方式 | |
JP3048969B2 (ja) | サイクルベースシミュレータ | |
JPS63278150A (ja) | 論理シミュレ−ション装置 |