JPS6311715B2 - - Google Patents

Info

Publication number
JPS6311715B2
JPS6311715B2 JP18093182A JP18093182A JPS6311715B2 JP S6311715 B2 JPS6311715 B2 JP S6311715B2 JP 18093182 A JP18093182 A JP 18093182A JP 18093182 A JP18093182 A JP 18093182A JP S6311715 B2 JPS6311715 B2 JP S6311715B2
Authority
JP
Japan
Prior art keywords
data
input
state
digital circuit
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP18093182A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5969861A (ja
Inventor
Hironori Terada
Katsuhiko Asada
Hiroaki Nishikawa
Tosha Okamoto
Takeshi Tokura
Masahisa Shimizu
Kazuo Kamimura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Consejo Superior de Investigaciones Cientificas CSIC
Mitsubishi Electric Corp
Sanyo Denki Co Ltd
Panasonic Holdings Corp
Original Assignee
Consejo Superior de Investigaciones Cientificas CSIC
Mitsubishi Electric Corp
Sanyo Denki Co Ltd
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Consejo Superior de Investigaciones Cientificas CSIC, Mitsubishi Electric Corp, Sanyo Denki Co Ltd, Matsushita Electric Industrial Co Ltd filed Critical Consejo Superior de Investigaciones Cientificas CSIC
Priority to JP57180931A priority Critical patent/JPS5969861A/ja
Publication of JPS5969861A publication Critical patent/JPS5969861A/ja
Publication of JPS6311715B2 publication Critical patent/JPS6311715B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Management, Administration, Business Operations System, And Electronic Commerce (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
JP57180931A 1982-10-14 1982-10-14 デイジタル回路シミユレ−シヨン装置 Granted JPS5969861A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57180931A JPS5969861A (ja) 1982-10-14 1982-10-14 デイジタル回路シミユレ−シヨン装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57180931A JPS5969861A (ja) 1982-10-14 1982-10-14 デイジタル回路シミユレ−シヨン装置

Publications (2)

Publication Number Publication Date
JPS5969861A JPS5969861A (ja) 1984-04-20
JPS6311715B2 true JPS6311715B2 (enrdf_load_stackoverflow) 1988-03-15

Family

ID=16091776

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57180931A Granted JPS5969861A (ja) 1982-10-14 1982-10-14 デイジタル回路シミユレ−シヨン装置

Country Status (1)

Country Link
JP (1) JPS5969861A (enrdf_load_stackoverflow)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4868785A (en) * 1987-01-27 1989-09-19 Tektronix, Inc. Block diagram editor system and method for controlling electronic instruments
JP2766925B2 (ja) * 1988-08-08 1998-06-18 東日本旅客鉄道株式会社 踏切シミュレーション装置
US9430596B2 (en) * 2011-06-14 2016-08-30 Montana Systems Inc. System, method and apparatus for a scalable parallel processor

Also Published As

Publication number Publication date
JPS5969861A (ja) 1984-04-20

Similar Documents

Publication Publication Date Title
US5956257A (en) Automated optimization of hierarchical netlists
JP2862886B2 (ja) Ａｓｉｃ用計算機支援設計システム
US6996788B2 (en) Hardware-operation description conversion method and program therefor
JP3027009B2 (ja) 設計取り込みシステム
CN112613259B (zh) 片上系统后仿真方法、装置及电子设备
JPH0743733B2 (ja) 論理シミュレーション方法
US20020010899A1 (en) Digital circuit layout techniques
JPS63145549A (ja) 論理回路シミユレ−シヨン方法
EP0847022A2 (en) Method for designing an architectural system
US9223910B1 (en) Performance and memory efficient modeling of HDL ports for simulation
US8418095B1 (en) Compilation and simulation of a circuit design
JPS6311715B2 (enrdf_load_stackoverflow)
JP3905951B2 (ja) シミュレーション／エミュレーションの効率を増すための論理変換方法
JPS6235145B2 (enrdf_load_stackoverflow)
US4815016A (en) High speed logical circuit simulator
US20170090882A1 (en) Program development support system and program development support software
JPH0696151A (ja) ロジックシミュレーション装置
JPS60173483A (ja) 論理回路シミュレーション装置
JPH05250437A (ja) 論理回路自動生成装置
JPS5846173B2 (ja) 論理配線設計方式
CN117271429A (zh) 一种fpga异构加速计算系统及方法
JP2845154B2 (ja) 論理シミュレーション用モデルの作成方法
JP3048969B2 (ja) サイクルベースシミュレータ
JPS6235699B2 (enrdf_load_stackoverflow)
JP2729061B2 (ja) シミュレーション装置のゼロ遅延演算処理方式